{"id":31706518,"url":"https://github.com/scar027/digital-basics","last_synced_at":"2026-02-18T17:01:20.478Z","repository":{"id":317384250,"uuid":"1067181062","full_name":"scar027/digital-basics","owner":"scar027","description":"Fundamental verilog codes covering combinational circuits, sequential circuits and finite state machines.","archived":false,"fork":false,"pushed_at":"2025-11-23T18:33:23.000Z","size":15,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":0,"default_branch":"main","last_synced_at":"2025-11-23T20:22:55.854Z","etag":null,"topics":["digital-electronics","hdl","testbench","verilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/scar027.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":"CONTRIBUTING.md","funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null}},"created_at":"2025-09-30T13:44:02.000Z","updated_at":"2025-11-23T18:33:27.000Z","dependencies_parsed_at":"2025-09-30T15:31:58.679Z","dependency_job_id":null,"html_url":"https://github.com/scar027/digital-basics","commit_stats":null,"previous_names":["scar027/digital-basics"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/scar027/digital-basics","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/scar027%2Fdigital-basics","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/scar027%2Fdigital-basics/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/scar027%2Fdigital-basics/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/scar027%2Fdigital-basics/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/scar027","download_url":"https://codeload.github.com/scar027/digital-basics/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/scar027%2Fdigital-basics/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29587066,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-18T16:55:40.614Z","status":"ssl_error","status_checked_at":"2026-02-18T16:55:37.558Z","response_time":162,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["digital-electronics","hdl","testbench","verilog","verilog-hdl"],"created_at":"2025-10-08T23:15:24.355Z","updated_at":"2026-02-18T17:01:20.247Z","avatar_url":"https://github.com/scar027.png","language":"Verilog","readme":"# digital-basics\nFundamental verilog codes covering combinational circuits, sequential circuits\nand finite state machines.\n\n## Combinational Circuits\n1. Half Adder\n1. Full Adder\n1. Behavioral Full Adder\n1. Half Subtractor\n1. Full Subtractor\n1. Behavioral Full Subtractor\n1. 1-Bit Magnitude Comparator\n1. 3-Bit Magnitude Comparator\n1. 8:3 Encoder\n1. Behavioral 8:3 Encoder\n1. 8:3 Priority Encoder\n1. 2:4 Decoder\n1. Behavioral 2:4 Decoder\n1. 3:8 Decoder\n1. 2:1 Multiplexer\n1. 4:1 Multiplexer\n1. Behavioral 4:1 Multiplexer\n1. 8:1 Multiplexer (using 4:1 and 2:1)\n1. 1:4 Demultiplexer\n1. 3-Bit Even Parity Checker\n1. 3-Bit Even Parity Generator\n1. 3-Bit Odd Parity Checker\n1. 3-Bit Odd Parity Generator\n1. 4-Bit Ripple Carry Adder\n1. 4-Bit Ripple Carry Subtractor\n1. 4-Bit Ripple Carry Adder-Subtractor\n1. 4-Bit Carry Lookahead Adder\n1. 2-Bit Multiplier\n1. BCD to 7-Segment Display\n","funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fscar027%2Fdigital-basics","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fscar027%2Fdigital-basics","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fscar027%2Fdigital-basics/lists"}