{"id":23421981,"url":"https://github.com/sdasgup3/parallel-processor-design","last_synced_at":"2025-04-12T14:14:21.464Z","repository":{"id":20493968,"uuid":"23772265","full_name":"sdasgup3/parallel-processor-design","owner":"sdasgup3","description":"Super scalar Processor design ","archived":false,"fork":false,"pushed_at":"2014-09-07T22:11:26.000Z","size":140,"stargazers_count":21,"open_issues_count":0,"forks_count":3,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-03-26T08:51:33.523Z","etag":null,"topics":["assembler","bison","branch-prediction","bypassing","flex","forwarding","instruction-level-parallelism","instruction-set","instruction-set-architecture","mnemonics","opcode","parallel-computing","pipeline-cpu","pipeline-processor","processor","processor-architecture","processor-simulator","superscalar","verilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/sdasgup3.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2014-09-07T22:05:40.000Z","updated_at":"2024-07-27T05:02:13.000Z","dependencies_parsed_at":"2022-08-07T09:16:08.101Z","dependency_job_id":null,"html_url":"https://github.com/sdasgup3/parallel-processor-design","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sdasgup3%2Fparallel-processor-design","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sdasgup3%2Fparallel-processor-design/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sdasgup3%2Fparallel-processor-design/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sdasgup3%2Fparallel-processor-design/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/sdasgup3","download_url":"https://codeload.github.com/sdasgup3/parallel-processor-design/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248578822,"owners_count":21127713,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembler","bison","branch-prediction","bypassing","flex","forwarding","instruction-level-parallelism","instruction-set","instruction-set-architecture","mnemonics","opcode","parallel-computing","pipeline-cpu","pipeline-processor","processor","processor-architecture","processor-simulator","superscalar","verilog","verilog-hdl"],"created_at":"2024-12-23T02:25:36.019Z","updated_at":"2025-04-12T14:14:21.432Z","avatar_url":"https://github.com/sdasgup3.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"Parallel-Processor-Design\n=========================\n\nTo design a customized processor (using parallel processing concepts) for the application of document retrieval system. We developed a superscalar processor (with  an issue rate of 2) using verilog hdl, and an assembler for that processor using flex and bison.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsdasgup3%2Fparallel-processor-design","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsdasgup3%2Fparallel-processor-design","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsdasgup3%2Fparallel-processor-design/lists"}