{"id":20418861,"url":"https://github.com/sehugg/fpga-examples","last_synced_at":"2026-02-16T02:03:33.412Z","repository":{"id":139691939,"uuid":"152986713","full_name":"sehugg/fpga-examples","owner":"sehugg","description":"FPGA examples for 8bitworkshop.com","archived":false,"fork":false,"pushed_at":"2019-05-23T21:34:07.000Z","size":30,"stargazers_count":29,"open_issues_count":0,"forks_count":9,"subscribers_count":5,"default_branch":"master","last_synced_at":"2025-01-15T14:15:25.699Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"cc0-1.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/sehugg.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-10-14T15:08:01.000Z","updated_at":"2024-12-21T09:07:27.000Z","dependencies_parsed_at":null,"dependency_job_id":"a63328ea-5d75-49a1-837d-3a5dbdbb66ff","html_url":"https://github.com/sehugg/fpga-examples","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sehugg%2Ffpga-examples","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sehugg%2Ffpga-examples/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sehugg%2Ffpga-examples/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sehugg%2Ffpga-examples/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/sehugg","download_url":"https://codeload.github.com/sehugg/fpga-examples/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241960882,"owners_count":20049344,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-15T06:35:03.054Z","updated_at":"2025-10-09T00:09:13.287Z","avatar_url":"https://github.com/sehugg.png","language":"Verilog","funding_links":[],"categories":["Hardware"],"sub_categories":["FPGA/HDL"],"readme":"# fpga-examples\n\nThese are some of the Verilog examples from the book\n[\"Designing Video Game Hardware in Verilog\"](https://www.amazon.com/gp/product/1728619440/ref=as_li_tl?ie=UTF8\u0026camp=1789\u0026creative=9325\u0026creativeASIN=1728619440\u0026linkCode=as2\u0026tag=pzp-20\u0026linkId=c149f6365c0a676065eb6d7c5f8dd6ae)\nported to CRT monitor timing and tested against the [IceStorm](http://www.clifford.at/icestorm/) tools.\n\n## Installation\n\nOn Ubuntu:\n\n    sudo apt-get install yosys arachne-pnr\n    git clone https://github.com/sehugg/fpga-examples\n    cd fpga-examples/ice40\n    \nTo syntheisize and upload to the FPGA:\n\n    make starfield.bin\n    iceprog starfield.bin\n\nTo connect the FPGA to a composite output, you might need to make a 2-bit DAC out of resistors, [like this one](https://web.archive.org/web/20181001053135/http://www.rickard.gunee.com/projects/video/pic/howto.php).\n\n## License\n\nAll files in this repo are licensed under [CC0](https://creativecommons.org/publicdomain/zero/1.0/) (public domain)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsehugg%2Ffpga-examples","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsehugg%2Ffpga-examples","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsehugg%2Ffpga-examples/lists"}