{"id":26518107,"url":"https://github.com/shalan/ms_dmac_ahbl","last_synced_at":"2026-01-04T19:01:15.305Z","repository":{"id":190611870,"uuid":"683002758","full_name":"shalan/MS_DMAC_AHBL","owner":"shalan","description":"A Direct Memory Access Controller (DMAC) with AHB-lite bus interface","archived":false,"fork":false,"pushed_at":"2024-09-07T14:37:11.000Z","size":48,"stargazers_count":8,"open_issues_count":4,"forks_count":5,"subscribers_count":1,"default_branch":"main","last_synced_at":"2024-09-08T02:26:03.467Z","etag":null,"topics":["ahb-lite","asic","dma","dmac","fpga","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/shalan.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-08-25T11:14:40.000Z","updated_at":"2024-09-07T14:37:15.000Z","dependencies_parsed_at":"2023-08-25T14:54:07.739Z","dependency_job_id":"70cb30de-5556-4c8f-893b-d6c3d362ef75","html_url":"https://github.com/shalan/MS_DMAC_AHBL","commit_stats":null,"previous_names":["shalan/ms_dmac_ahbl"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shalan%2FMS_DMAC_AHBL","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shalan%2FMS_DMAC_AHBL/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shalan%2FMS_DMAC_AHBL/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shalan%2FMS_DMAC_AHBL/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/shalan","download_url":"https://codeload.github.com/shalan/MS_DMAC_AHBL/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244770200,"owners_count":20507571,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["ahb-lite","asic","dma","dmac","fpga","verilog"],"created_at":"2025-03-21T09:27:26.067Z","updated_at":"2026-01-04T19:01:10.266Z","avatar_url":"https://github.com/shalan.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# MS_DMAC_AHBL\nDirect Memory Access Controller (DMAC) with AHB-lite bus interface.\n\n## Interfaces\n\n\u003cimg src=\"./docs/bb.svg\" width=\"60%\" alt= “” \u003e\n\n## Ports\n\n| Port name | Direction | Type        | Description |\n| --------- | --------- | ----------- | ----------- |\n| HCLK      | input     |             | System Clock            |\n| HRESETn   | input     |             | System Reset            |\n| IRQ       | output    | wire        | IRQ line to the CPU           |\n| PIRQ       | intput    | wire        | IRQ lines from peripherals requesting data transfer |\n| HSEL      | input     | wire        | Slave Port HSEL       |\n| HADDR     | input     | wire [31:0] | Slave Port HADDR      |\n| HTRANS    | input     | wire [1:0]  | Slave Port HTRANS     |\n| HWRITE    | input     | wire        | Slave Port HWRITE     |\n| HREADY    | input     | wire        | Slave Port HREADY     |\n| HWDATA    | input     | wire [31:0] | Slave Port HWDATA     |\n| HSIZE     | input     | wire [2:0]  | Slave Port HSIZE      |\n| HREADYOUT | output    | wire        | Slave Port HREADYOUT  |\n| HRDATA    | output    | wire [31:0] | Slave Port HRDATA     |\n| M_HADDR   | output    | wire [31:0] | Master Port HADDR     |\n| M_HTRANS  | output    | wire [1:0]  | Master Port HTRANS    |\n| M_HSIZE   | output    | wire [2:0]  | Master Port HSIZE     |\n| M_HWRITE  | output    | wire        | Master Port HWRITE    |\n| M_HWDATA  | output    | wire [31:0] | Master Port HWDATA    |\n| M_HREADY  | input     | wire        | Master Port HREADY    |\n| M_HRDATA  | input     | wire [31:0] | Master Port HRDATA    |\n\n## Slave Registers\n| Address | Description |\n| --------- | --------- |\n|``0x00`` |Control Register \u003cbr\u003e``0: EN ``\u003cbr\u003e``8-11: Transfer trigger; One bit for each of the 4 sources; 0000 means software trigger`` \u003cbr\u003e``16-17: Source data type; 0: byte, 1: half word, 2: word`` \u003cbr\u003e``18-20: Source Address Auto increment with value (0, 1, 2, or 4)`` \u003cbr\u003e``24-25: Destination data type; 0: byte, 1: half word, 2: word`` \u003cbr\u003e``26-28: Destination Address Auto increment with value (0, 1, 2, or 4)`` |\n|``0x04`` |Status Register \u003cbr\u003e``0: Done`` |\n|``0x08`` |Source Address Register |\n|``0x0C`` |Destination Address Register |\n|``0x10`` |Data Size Register |\n|``0x14`` |SW Trigger Register|\n|``0x18`` |Frame Count Register|\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshalan%2Fms_dmac_ahbl","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fshalan%2Fms_dmac_ahbl","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshalan%2Fms_dmac_ahbl/lists"}