{"id":28356527,"url":"https://github.com/shashankvm/generic_systemverilog_designs_library","last_synced_at":"2026-01-27T06:02:12.308Z","repository":{"id":138619578,"uuid":"338828597","full_name":"ShashankVM/generic_systemverilog_designs_library","owner":"ShashankVM","description":"A library of useful, fully parameterized RTL designs implemented in SystemVerilog.","archived":false,"fork":false,"pushed_at":"2022-03-06T13:22:54.000Z","size":40,"stargazers_count":6,"open_issues_count":0,"forks_count":1,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-06-19T13:47:02.177Z","etag":null,"topics":["basic-learning","digital-logic-design","systemverilog"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ShashankVM.png","metadata":{},"created_at":"2021-02-14T14:52:23.000Z","updated_at":"2025-05-27T13:52:44.000Z","dependencies_parsed_at":null,"dependency_job_id":"9b9a1987-5058-46cc-adac-4ca088b79a79","html_url":"https://github.com/ShashankVM/generic_systemverilog_designs_library","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ShashankVM/generic_systemverilog_designs_library","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ShashankVM%2Fgeneric_systemverilog_designs_library","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ShashankVM%2Fgeneric_systemverilog_designs_library/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ShashankVM%2Fgeneric_systemverilog_designs_library/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ShashankVM%2Fgeneric_systemverilog_designs_library/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ShashankVM","download_url":"https://codeload.github.com/ShashankVM/generic_systemverilog_designs_library/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ShashankVM%2Fgeneric_systemverilog_designs_library/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28805335,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-27T05:43:52.625Z","status":"ssl_error","status_checked_at":"2026-01-27T05:43:48.957Z","response_time":168,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["basic-learning","digital-logic-design","systemverilog"],"created_at":"2025-05-28T06:41:33.430Z","updated_at":"2026-01-27T06:02:12.302Z","avatar_url":"https://github.com/ShashankVM.png","language":"SystemVerilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshashankvm%2Fgeneric_systemverilog_designs_library","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fshashankvm%2Fgeneric_systemverilog_designs_library","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshashankvm%2Fgeneric_systemverilog_designs_library/lists"}