{"id":23170033,"url":"https://github.com/shehanmunasinghe/tinygpu","last_synced_at":"2026-02-24T18:37:45.366Z","repository":{"id":85229353,"uuid":"300596733","full_name":"shehanmunasinghe/tinyGPU","owner":"shehanmunasinghe","description":"tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog","archived":false,"fork":false,"pushed_at":"2021-07-14T07:31:38.000Z","size":1287,"stargazers_count":51,"open_issues_count":0,"forks_count":12,"subscribers_count":4,"default_branch":"main","last_synced_at":"2025-10-28T08:32:17.384Z","etag":null,"topics":["computer-organization","gpu","hdl","processor-design","simd","systemverilog"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/shehanmunasinghe.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2020-10-02T11:42:52.000Z","updated_at":"2025-10-04T17:41:23.000Z","dependencies_parsed_at":"2023-07-13T13:15:14.723Z","dependency_job_id":null,"html_url":"https://github.com/shehanmunasinghe/tinyGPU","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/shehanmunasinghe/tinyGPU","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shehanmunasinghe%2FtinyGPU","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shehanmunasinghe%2FtinyGPU/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shehanmunasinghe%2FtinyGPU/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shehanmunasinghe%2FtinyGPU/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/shehanmunasinghe","download_url":"https://codeload.github.com/shehanmunasinghe/tinyGPU/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shehanmunasinghe%2FtinyGPU/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29795038,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-24T16:37:37.581Z","status":"ssl_error","status_checked_at":"2026-02-24T16:37:37.074Z","response_time":75,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["computer-organization","gpu","hdl","processor-design","simd","systemverilog"],"created_at":"2024-12-18T03:25:35.066Z","updated_at":"2026-02-24T18:37:45.343Z","avatar_url":"https://github.com/shehanmunasinghe.png","language":"SystemVerilog","readme":"# Predicated-SIMD Processor\n\nDesigning a **Predicated-SIMD(Single Instruction Multiple Data) Processor** for 2D Matrix Multiplication, under the **EN3030 Circuits and Systems** module.\n\nThis repository contains\n* Python programs for simulation of programs written in assembly language of the proposed Instruction Set Architecture (ISA)\n* SystemVerilog implementation of the hardware modules\n* Evaluation script for validating the design against a 2D matrix multiplication task\n\n\n## Processor Design\n\n### Instruction Set Architecture (ISA)\n![ISA](docs/images/ISA.png \"ISA\")\n\n\n### Datapath\n\n![datapath](docs/images/datapath.png \"datapath\")\n\n### RTL Modules\n\nThe information about the RTL Modules can be found [here](./Verilog/_Info.md).\n\n\n## How to Run the Project\n\n### Requirements\n\n* Python 3\n    * Numpy\n* IcarusVerilog\n\n### ISA Simulation\n\nFind instructions [here](./Simulator/_INSTRUCTIONS.md).\n\n### SystemVerilog Simulation\nFind instructions [here](./Verilog/_INSTRUCTIONS.md).\n\n### Evaluation\n\n    python3 Evaluation/evaluation_script.py","funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshehanmunasinghe%2Ftinygpu","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fshehanmunasinghe%2Ftinygpu","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshehanmunasinghe%2Ftinygpu/lists"}