{"id":20276309,"url":"https://github.com/shishir-dey/vhdl-samples","last_synced_at":"2026-03-08T15:31:42.860Z","repository":{"id":110869953,"uuid":"98957380","full_name":"shishir-dey/vhdl-samples","owner":"shishir-dey","description":"Contains VHDL netlists of basic digital circuits","archived":false,"fork":false,"pushed_at":"2024-07-19T04:26:15.000Z","size":1142,"stargazers_count":3,"open_issues_count":0,"forks_count":0,"subscribers_count":0,"default_branch":"master","last_synced_at":"2025-01-14T06:33:28.227Z","etag":null,"topics":["hardware-designs","netlist","testbench","vhdl"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/shishir-dey.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2017-08-01T03:56:23.000Z","updated_at":"2024-07-19T04:26:18.000Z","dependencies_parsed_at":null,"dependency_job_id":"f05d6fe5-df7a-4413-bf4b-f75cd0c3c07d","html_url":"https://github.com/shishir-dey/vhdl-samples","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shishir-dey%2Fvhdl-samples","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shishir-dey%2Fvhdl-samples/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shishir-dey%2Fvhdl-samples/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shishir-dey%2Fvhdl-samples/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/shishir-dey","download_url":"https://codeload.github.com/shishir-dey/vhdl-samples/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241768287,"owners_count":20017116,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["hardware-designs","netlist","testbench","vhdl"],"created_at":"2024-11-14T13:13:22.781Z","updated_at":"2026-03-08T15:31:37.829Z","avatar_url":"https://github.com/shishir-dey.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# VHDL-Notebook\nContains VHDL netlists of basic digital circuits.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshishir-dey%2Fvhdl-samples","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fshishir-dey%2Fvhdl-samples","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fshishir-dey%2Fvhdl-samples/lists"}