{"id":23296723,"url":"https://github.com/skpro-glitch/riscv-processor-asic","last_synced_at":"2026-01-21T16:02:23.738Z","repository":{"id":268975752,"uuid":"857951246","full_name":"SKpro-glitch/RISCV-Processor-ASIC","owner":"SKpro-glitch","description":"This is a basic RISC-V based processor under development. It follows the 32-bit Integer ISA.","archived":false,"fork":false,"pushed_at":"2025-04-04T04:12:22.000Z","size":141,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-04-04T05:19:56.229Z","etag":null,"topics":["asic","asic-design","asic-verification","fpga","hardware-designs","open-source","openlane","openlane-flow","processor-architecture","processor-design","risc-v","riscv32","verilog","verilog-hdl","vlsi","vlsi-design"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/SKpro-glitch.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-09-16T02:41:32.000Z","updated_at":"2025-04-04T04:12:26.000Z","dependencies_parsed_at":"2024-12-20T04:33:15.898Z","dependency_job_id":"e68ea169-c2d5-4a4a-aa68-ddb2a1982a48","html_url":"https://github.com/SKpro-glitch/RISCV-Processor-ASIC","commit_stats":{"total_commits":38,"total_committers":1,"mean_commits":38.0,"dds":0.0,"last_synced_commit":"006c161d6fb4fd422721ec9efb6f6c5003601a43"},"previous_names":["skpro-glitch/riscv-processor-asic"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/SKpro-glitch/RISCV-Processor-ASIC","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SKpro-glitch%2FRISCV-Processor-ASIC","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SKpro-glitch%2FRISCV-Processor-ASIC/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SKpro-glitch%2FRISCV-Processor-ASIC/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SKpro-glitch%2FRISCV-Processor-ASIC/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/SKpro-glitch","download_url":"https://codeload.github.com/SKpro-glitch/RISCV-Processor-ASIC/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SKpro-glitch%2FRISCV-Processor-ASIC/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28635926,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-21T15:01:31.228Z","status":"ssl_error","status_checked_at":"2026-01-21T14:42:58.942Z","response_time":86,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["asic","asic-design","asic-verification","fpga","hardware-designs","open-source","openlane","openlane-flow","processor-architecture","processor-design","risc-v","riscv32","verilog","verilog-hdl","vlsi","vlsi-design"],"created_at":"2024-12-20T07:13:41.975Z","updated_at":"2026-01-21T16:02:23.724Z","avatar_url":"https://github.com/SKpro-glitch.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# RISCV-Processor-ASIC\n\n**Author:** Soham Kapur\n\u003cbr\u003e\n**Description:** This is a basic RISC-V based processor under development. It follows the 32-bit Integer ISA.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fskpro-glitch%2Friscv-processor-asic","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fskpro-glitch%2Friscv-processor-asic","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fskpro-glitch%2Friscv-processor-asic/lists"}