{"id":18257285,"url":"https://github.com/socxin/hc32d391","last_synced_at":"2026-03-19T03:33:32.146Z","repository":{"id":131098481,"uuid":"195435482","full_name":"SoCXin/HC32D391","owner":"SoCXin","description":"L3 R2: XHSC 200MHz Cortex-M4F MCU (HC32D391FEUA)","archived":false,"fork":false,"pushed_at":"2023-02-05T04:04:15.000Z","size":16393,"stargazers_count":0,"open_issues_count":0,"forks_count":1,"subscribers_count":0,"default_branch":"master","last_synced_at":"2025-10-11T08:11:46.169Z","etag":null,"topics":["cortex-m4","fingerprint","i2s","lowpin","mcu","pga","qitas","xip"],"latest_commit_sha":null,"homepage":"","language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/SoCXin.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":".github/FUNDING.yml","license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null},"funding":{"github":null,"patreon":null,"open_collective":null,"ko_fi":"qitas","tidelift":null,"community_bridge":null,"liberapay":null,"issuehunt":null,"otechie":null,"custom":null}},"created_at":"2019-07-05T15:59:18.000Z","updated_at":"2023-02-05T03:52:11.000Z","dependencies_parsed_at":"2023-03-23T16:18:10.380Z","dependency_job_id":null,"html_url":"https://github.com/SoCXin/HC32D391","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/SoCXin/HC32D391","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32D391","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32D391/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32D391/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32D391/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/SoCXin","download_url":"https://codeload.github.com/SoCXin/HC32D391/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32D391/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29456256,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-14T21:29:27.764Z","status":"ssl_error","status_checked_at":"2026-02-14T21:28:11.111Z","response_time":53,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cortex-m4","fingerprint","i2s","lowpin","mcu","pga","qitas","xip"],"created_at":"2024-11-05T10:25:32.920Z","updated_at":"2026-02-14T21:32:47.430Z","avatar_url":"https://github.com/SoCXin.png","language":null,"funding_links":["https://ko-fi.com/qitas"],"categories":[],"sub_categories":[],"readme":"# [HC32D391](https://doc.soc.xin/HC32D391)\n\n* [XHSC](http://www.xhsc.com.cn/): [Cortex-M4F](https://github.com/SoCXin/Cortex)\n* [L3R2](https://github.com/SoCXin/Level): 200 MHz , [￥9.36](https://item.szlcsc.com/3349886.html)\n\n## [简介](https://github.com/SoCXin/HC32D391/wiki)\n\n[HC32D391](https://www.hdsc.com.cn/Category83-1499)系列集成了新一代的嵌入式ARM® Cortex®-M4 with FPU 32bit 精简指令CPU，实现了管脚少功耗低的同时，提供出色的运算性能和迅速的中断反应能力。片上集成的存储容量可以充分发挥出ARM® Cortex®-M4 with FPU 出色的指令效率。CPU 支持DSP 指令，可以实现高效信号处理运算和复杂算法。单点精度FPU（Floating Point Unit）单元可以避免指令饱和，加快软件开发。\n\n[![sites](docs/HC32D391.png)](https://www.hdsc.com.cn/Category83-1590)\n\n### 关键参数\n\n* 200 MHz Cortex-M4F\n* 192KB SRAM + 512KB FLASH\n* 4xI2S，内置音频 PLL支持音频级采样精度\n* 12bit 2.5MSPS ADC\n* USB 2.0 FS\n* 192KB SRAM, 512KB Flash\n* 200Mbps XIP QSPI\n* 可编程增益放大器 PGA\n* QFN32,25个GPIO\n* 低功耗，40nm eFlashULP工艺\n\n## [资源收录](https://github.com/SoCXin)\n\n* [参考资源](src/)\n* [参考文档](docs/)\n* [参考工程](project/)\n\n## [选型建议](https://github.com/SoCXin/HC32D391)\n\n[HC32D391](https://item.szlcsc.com/3349886.html)定制化产品线，主要应用于指纹识别和门锁方案，支持QFN32(4×4mm)小封装，具有4个I2S接口。\n\n定位指纹识别细分领域的产品还包括：\n\n* [GD32FFPR](https://github.com/SoCXin/GD32FFPR)\n* [N32G4FR](https://item.szlcsc.com/3499591.html)\n\n## [www.SoC.xin](http://www.SoC.Xin)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsocxin%2Fhc32d391","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsocxin%2Fhc32d391","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsocxin%2Fhc32d391/lists"}