{"id":18257445,"url":"https://github.com/socxin/hc32l136","last_synced_at":"2025-06-17T11:09:39.096Z","repository":{"id":131098599,"uuid":"187452270","full_name":"SoCXin/HC32L136","owner":"SoCXin","description":"L3 R3: HDSC Cortex-M0 48MHz MCU (HC32L130/HC32L136)","archived":false,"fork":false,"pushed_at":"2021-07-03T08:29:52.000Z","size":22393,"stargazers_count":2,"open_issues_count":0,"forks_count":3,"subscribers_count":0,"default_branch":"master","last_synced_at":"2025-04-11T21:21:31.501Z","etag":null,"topics":["cmp","cortex-m0","hdsc","mcu","opa","qitas","rtc"],"latest_commit_sha":null,"homepage":"","language":"C","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/SoCXin.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":".github/FUNDING.yml","license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null},"funding":{"github":null,"patreon":null,"open_collective":null,"ko_fi":"qitas","tidelift":null,"community_bridge":null,"liberapay":null,"issuehunt":null,"otechie":null,"custom":null}},"created_at":"2019-05-19T08:32:08.000Z","updated_at":"2024-01-18T03:47:40.000Z","dependencies_parsed_at":"2023-03-23T16:18:07.762Z","dependency_job_id":null,"html_url":"https://github.com/SoCXin/HC32L136","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/SoCXin/HC32L136","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32L136","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32L136/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32L136/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32L136/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/SoCXin","download_url":"https://codeload.github.com/SoCXin/HC32L136/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FHC32L136/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":260346879,"owners_count":22995151,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cmp","cortex-m0","hdsc","mcu","opa","qitas","rtc"],"created_at":"2024-11-05T10:26:05.436Z","updated_at":"2025-06-17T11:09:34.077Z","avatar_url":"https://github.com/SoCXin.png","language":"C","funding_links":["https://ko-fi.com/qitas"],"categories":[],"sub_categories":[],"readme":"# [HC32L136](https://github.com/SoCXin/HC32L136)\n\n[![sites](http://182.61.61.133/link/resources/SoC.png)](http://www.SoC.Xin)\n\n[![Build Status](https://github.com/SoCXin/HC32L136/workflows/src/badge.svg)](https://github.com/SoCXin/HC32L136/actions/workflows/src.yml)\n\n* [hdsc](https://www.hdsc.com.cn/): [Cortex-M0](https://github.com/SoCXin/Cortex)\n* [L3R3](https://github.com/SoCXin/Level): 48 MHz x 0.94 DMIPS/MHz, [2.46 CoreMark/MHz](https://www.eembc.org/coremark/scores.php)\n\n## [简介](https://github.com/SoCXin/HC32L136/wiki)\n\n[HC32L136](https://github.com/SoCXin/HC32L136) 集成 12 位 1Msps 高精度 SARADC 以及集成了比较器、运放、内置高性能 PWM 定时\n器、LCD 显示、多路 UART、SPI、I2C 等丰富的通讯外设，内建 AES、TRNG 等信息安全模块，具有高整合度、高抗干扰、高可靠性和超低功耗的特点。\n\n[![sites](docs/HC32L136.png)](https://www.hdsc.com.cn/Category82-1404)\n\n### 关键特性\n\n* RTC\n* 4*40 / 6*38 / 8*36 LCD驱动\n* 3 x OPA\n* 2 x CMP\n* 6bit DAC 和可编程基准输入的 2路 VC\n* 12bit 1Msps 高精度 SARADC\n* AES-128 硬件协处理器\n* 宽电压1.8 ~5.5V\n\n\n### [资源收录](https://github.com/SoCXin)\n\n* [参考资源](src/)\n* [参考文档](docs/)\n* [参考工程](project/)\n\n\n### [选型建议](https://github.com/SoCXin)\n\n[HC32L136](https://github.com/SoCXin/HC32L136) 2 路 LPUART 低功耗通讯接口，深度睡眠模式下可工作\n\n* LQFP64（10*10,0.5mm）\n* LQFP64（7*7,0.4mm）\n* LQFP48（7*7,0.5mm）\n\n#### 相关开发板\n\n[![sites](docs/test.jpg)](https://item.taobao.com/item.htm?spm=a1z09.2.0.0.72882e8dY3Klzv\u0026id=615219195339\u0026_u=3gas3eu2ab8)\n\n\n### [探索芯世界 www.SoC.xin](http://www.SoC.Xin)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsocxin%2Fhc32l136","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsocxin%2Fhc32l136","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsocxin%2Fhc32l136/lists"}