{"id":18257330,"url":"https://github.com/socxin/stm32l476","last_synced_at":"2026-01-21T19:35:48.462Z","repository":{"id":131099171,"uuid":"155245007","full_name":"SoCXin/STM32L476","owner":"SoCXin","description":"L3 R4：ST Cortex-M4 80MHz MCU (STM32L475/STM32L476)","archived":false,"fork":false,"pushed_at":"2021-05-28T09:57:27.000Z","size":132,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":0,"default_branch":"master","last_synced_at":"2025-04-08T22:43:50.161Z","etag":null,"topics":["cortex-m4","mcu","qitas","st"],"latest_commit_sha":null,"homepage":"","language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/SoCXin.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":".github/FUNDING.yml","license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null},"funding":{"github":null,"patreon":null,"open_collective":null,"ko_fi":"qitas","tidelift":null,"community_bridge":null,"liberapay":null,"issuehunt":null,"otechie":null,"custom":null}},"created_at":"2018-10-29T16:30:44.000Z","updated_at":"2021-05-28T09:59:02.000Z","dependencies_parsed_at":"2023-04-13T11:03:35.131Z","dependency_job_id":null,"html_url":"https://github.com/SoCXin/STM32L476","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/SoCXin/STM32L476","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FSTM32L476","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FSTM32L476/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FSTM32L476/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FSTM32L476/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/SoCXin","download_url":"https://codeload.github.com/SoCXin/STM32L476/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SoCXin%2FSTM32L476/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28641276,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-21T18:04:35.752Z","status":"ssl_error","status_checked_at":"2026-01-21T18:03:55.054Z","response_time":86,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cortex-m4","mcu","qitas","st"],"created_at":"2024-11-05T10:25:41.113Z","updated_at":"2026-01-21T19:35:48.446Z","avatar_url":"https://github.com/SoCXin.png","language":null,"funding_links":["https://ko-fi.com/qitas"],"categories":[],"sub_categories":[],"readme":"# [STM32L476](https://github.com/SoCXin/STM32L476)\n\n[![sites](http://182.61.61.133/link/resources/SoC.png)](http://www.SoC.Xin)\n\n* [ST](https://www.st.com/zh/): [Cortex-M4](https://github.com/SoCXin/Cortex)\n* [L4R4](https://github.com/SoCXin/Level): 80 MHz x 1.25 DMIPS/MHz (409CoreMark)\n\n## [简介](https://github.com/SoCXin/STM32L476/wiki)\n\n[STM32L476](https://github.com/SoCXin/STM32L476)在比较超低功耗微控制器效率的标准化EEMBC™ ULPBench® 测试中获得447 ULPMark-CP 和167 ULPMark-PP。此外，STM32L4系列打破了当前超低功耗领域的性能极限。基于带有FPU的Arm® Cortex®-M4内核以及意法半导体ART Accelerator™，该系列在80 MHz的CPU频率下性能达到100 DMIPS。\n\n[![sites](docs/STM32L476.png)](https://www.st.com/content/st_com/zh/products/microcontrollers-microprocessors/stm32-32-bit-arm-cortex-mcus/stm32-ultra-low-power-mcus/stm32l4-series/stm32l4x6.html?querycriteria=productId=LN1840=STM32L476|STM32L486#products)\n\n### 关键特性\n\n* 15个通信接口\n* 2 x USB OTG\n\n#### 封装规格\n\n* LQFP100 (14×14mm)\n* LQFP144 (20×20mm)\n* LQFP176 (10×10mm)\n\n\n### [资源收录](https://github.com/SoCXin)\n\n* [参考资源](src/)\n* [参考文档](docs/)\n* [参考工程](project/)\n\n### [选型建议](https://github.com/SoCXin)\n\n[STM32L476](https://github.com/SoCXin/STM32L476)\n\n### [探索芯世界 www.SoC.xin](http://www.SoC.Xin)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsocxin%2Fstm32l476","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsocxin%2Fstm32l476","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsocxin%2Fstm32l476/lists"}