{"id":21887348,"url":"https://github.com/sskender/ferrisc","last_synced_at":"2025-03-22T02:20:26.348Z","repository":{"id":79364829,"uuid":"136361266","full_name":"sskender/FerRISC","owner":"sskender","description":"RISC ARM7 Assembly","archived":false,"fork":false,"pushed_at":"2018-06-06T22:43:34.000Z","size":1182,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":3,"default_branch":"master","last_synced_at":"2025-01-26T20:26:05.350Z","etag":null,"topics":["armv7","assembly","fer","processor","processor-architecture","processor-simulator","processors","risc","risc-arm7-assembly","risc-processor"],"latest_commit_sha":null,"homepage":"","language":"OpenEdge ABL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/sskender.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-06-06T17:11:41.000Z","updated_at":"2021-11-05T00:45:41.000Z","dependencies_parsed_at":null,"dependency_job_id":"b709986a-6172-42e4-9590-296789f8e324","html_url":"https://github.com/sskender/FerRISC","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sskender%2FFerRISC","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sskender%2FFerRISC/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sskender%2FFerRISC/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/sskender%2FFerRISC/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/sskender","download_url":"https://codeload.github.com/sskender/FerRISC/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244894938,"owners_count":20527797,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["armv7","assembly","fer","processor","processor-architecture","processor-simulator","processors","risc","risc-arm7-assembly","risc-processor"],"created_at":"2024-11-28T11:09:25.486Z","updated_at":"2025-03-22T02:20:26.343Z","avatar_url":"https://github.com/sskender.png","language":"OpenEdge ABL","readme":"# FerRISC\nRISC ARM7 Assembly\n\nLaboratory exercises in FRISC and ARM assembly.\n\n\\# | Content\n---| --------------------------\n1  | FRISC 16-bit =\u003e 8-bit\n2  | FRISC Bit parity\n3  | FRISC IO int[0] int[1]\n4  | FRISC DMA\n5  | ARM7 Stack\n6  | ARM7 GPIO RTC\n\n","funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsskender%2Fferrisc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsskender%2Fferrisc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsskender%2Fferrisc/lists"}