{"id":42518056,"url":"https://github.com/strath-sdr/rfsoc_sam","last_synced_at":"2026-01-28T15:09:00.234Z","repository":{"id":41092367,"uuid":"242213006","full_name":"strath-sdr/rfsoc_sam","owner":"strath-sdr","description":"RFSoC Spectrum Analyser Module on PYNQ.","archived":false,"fork":false,"pushed_at":"2026-01-22T15:27:58.000Z","size":139070,"stargazers_count":90,"open_issues_count":7,"forks_count":26,"subscribers_count":6,"default_branch":"master","last_synced_at":"2026-01-23T08:33:51.858Z","etag":null,"topics":["fft","fpga-soc","pynq","pynq-hardware-overlay","sdr","spectrum-analyser","voila","voila-dashboard"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/strath-sdr.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null}},"created_at":"2020-02-21T19:15:11.000Z","updated_at":"2026-01-16T00:14:18.000Z","dependencies_parsed_at":"2023-02-13T22:30:51.896Z","dependency_job_id":null,"html_url":"https://github.com/strath-sdr/rfsoc_sam","commit_stats":null,"previous_names":[],"tags_count":10,"template":false,"template_full_name":null,"purl":"pkg:github/strath-sdr/rfsoc_sam","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/strath-sdr%2Frfsoc_sam","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/strath-sdr%2Frfsoc_sam/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/strath-sdr%2Frfsoc_sam/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/strath-sdr%2Frfsoc_sam/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/strath-sdr","download_url":"https://codeload.github.com/strath-sdr/rfsoc_sam/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/strath-sdr%2Frfsoc_sam/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28846125,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-28T13:02:32.985Z","status":"ssl_error","status_checked_at":"2026-01-28T13:02:04.945Z","response_time":57,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fft","fpga-soc","pynq","pynq-hardware-overlay","sdr","spectrum-analyser","voila","voila-dashboard"],"created_at":"2026-01-28T15:08:59.093Z","updated_at":"2026-01-28T15:09:00.218Z","avatar_url":"https://github.com/strath-sdr.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"\u003cimg src=\"strathsdr_banner.png\" width=\"100%\"\u003e\n\n\u003ctable border=\"0\" align=\"center\"\u003e\n    \u003ctr border=\"0\"\u003e\n        \u003ctd align=\"center\" width=\"50%\" border=\"0\"\u003e\n            \u003cimg src=\"https://www.rfsocbook.com/wp-content/uploads/2022/12/RFSoC3D_v4-1433x1536.png\" alt=\"oscthumb\" style=\"width: 60%\" border=\"0\"/\u003e\n        \u003c/td\u003e\n        \u003ctd align=\"center\" width=\"50%\" border=\"0\"\u003e\n            \u003cfont size=7\u003e\u003cb\u003eAvailable Now!\u003c/b\u003e\u003c/font size\u003e \u003cbr\u003e \u003cfont size=5\u003eSoftware Defined Radio with Zynq® UltraScale+ RFSoC\u003c/font size\u003e \u003cbr\u003e \u003cfont size=4\u003e\u003ca href=\"https://rfsocbook.com/\"\u003eFree Download\u003c/a\u003e \u003cbr\u003e\u003ca href=\"https://www.amazon.com/Software-Defined-Radio-Ultrascale-RFSoC/dp/1739588606?keywords=zynq+rfsoc\u0026qid=1673452844\u0026sprefix=%2Caps%2C137\u0026sr=8-1\u0026linkCode=ll1\u0026tag=thzybo-20\u0026linkId=0bf245a543fd4af4625086df4c190928\u0026language=en_US\u0026ref_=as_li_ss_tl\"\u003ePrinted Edition\u003c/a\u003e\u003c/font size\u003e\n        \u003c/td\u003e\n    \u003c/tr\u003e\n\u003c/table\u003e\n\n# Spectrum Analyser on PYNQ\nThis repository has been tested with [PYNQ image v3.1.1](https://github.com/Xilinx/PYNQ/releases) (Vivado 2024.1) for the following RFSoC development boards. Newer PYNQ versions may require different Vivado versions; please verify compatibility against the PYNQ release notes:\n* [ZCU208](https://www.xilinx.com/products/boards-and-kits/zcu208.html),\n* [ZCU111](https://www.xilinx.com/products/boards-and-kits/zcu111.html),\n* [RFSoC4x2](http://rfsoc-pynq.io/),\n* [RFSoC2x2](http://rfsoc-pynq.io/).\n\n\u003cp align=\"center\"\u003e\n  \u003cimg src=\"./demonstration.gif\" width=\"75%\" height=\"75%\" /\u003e\n\u003c/p\u003e\n\n## Quick Start\nFollow the instructions below to install the Spectrum Analyser now. **You will need to give your board access to the internet**.\n* Power on your RFSoC development board with an SD Card containing a fresh PYNQ v2.7 image or greater.\n* Navigate to Jupyter Labs by opening a browser (preferably Chrome) and connecting to `http://\u003cboard_ip_address\u003e:9090/lab`.\n* We need to open a terminal in Jupyter Lab. Firstly, open a launcher window as shown in the figure below:\n\n\u003cp align=\"center\"\u003e\n  \u003cimg src=\"./open_jupyter_launcher.jpg\" width=\"50%\" height=\"50%\" /\u003e\n\u003c/p\u003e\n\n* Now open a terminal in Jupyter as illustrated below:\n\n\u003cp align=\"center\"\u003e\n  \u003cimg src=\"./open_terminal_window.jpg\" width=\"50%\" height=\"50%\" /\u003e\n\u003c/p\u003e\n\nRun the code below in the jupyter terminal to install the Spectrum Analyser.\n\n```sh\npip3 install git+https://github.com/strath-sdr/rfsoc_sam\n```\n\nOnce installation has complete you will find the Spectrum Analyser notebooks in the Jupyter workspace directory. The folder will be named 'spectrum-analyzer'.\n\n## Using the Project Files\nThe following software is required to use the project files in this repository.\n- Vivado Design Suite 2024.1\n- System Generator for DSP (MATLAB R2020a with Vivado Design Suite 2020.2)\n\n### Vivado\nThis project can be built with Vivado from the command line. Open Vivado 2024.1 and execute the following into the tcl console:\n```sh\ncd /\u003crepository-location\u003e/boards/\u003cboard-name\u003e/rfsoc_sam/\n```\nNow that we have moved into the correct directory, make the Vivado project by running the make commands below sequentially.\n```sh\nmake block_design\nmake bitstream\n```\n\nAlternatively, you can run the entire project build by executing the following into the tcl console:\n```sh\nmake all\n```\n\n## License \n[BSD 3-Clause](../../blob/master/LICENSE)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fstrath-sdr%2Frfsoc_sam","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fstrath-sdr%2Frfsoc_sam","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fstrath-sdr%2Frfsoc_sam/lists"}