{"id":20483447,"url":"https://github.com/styczynski/fpga-verilog","last_synced_at":"2026-01-27T18:40:41.159Z","repository":{"id":79817365,"uuid":"165846232","full_name":"styczynski/fpga-verilog","owner":"styczynski","description":"Collection of my projects that was made as a part of Warsaw University FPGA course","archived":false,"fork":false,"pushed_at":"2019-02-05T21:46:16.000Z","size":452,"stargazers_count":6,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-01-16T04:22:45.705Z","etag":null,"topics":["fpga","fpga-board","fpga-programming","hardware","uart","verilog","vga"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/styczynski.png","metadata":{},"created_at":"2019-01-15T12:21:19.000Z","updated_at":"2024-03-20T15:51:54.000Z","dependencies_parsed_at":null,"dependency_job_id":"d3b5895f-6533-457b-b751-ab972e3a6c36","html_url":"https://github.com/styczynski/fpga-verilog","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/styczynski%2Ffpga-verilog","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/styczynski%2Ffpga-verilog/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/styczynski%2Ffpga-verilog/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/styczynski%2Ffpga-verilog/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/styczynski","download_url":"https://codeload.github.com/styczynski/fpga-verilog/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":242058203,"owners_count":20065066,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","fpga-board","fpga-programming","hardware","uart","verilog","vga"],"created_at":"2024-11-15T16:17:23.471Z","updated_at":"2026-01-27T18:40:36.150Z","avatar_url":"https://github.com/styczynski.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fstyczynski%2Ffpga-verilog","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fstyczynski%2Ffpga-verilog","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fstyczynski%2Ffpga-verilog/lists"}