{"id":23562163,"url":"https://github.com/suyashmahar/risc-processor","last_synced_at":"2025-06-27T03:10:01.252Z","repository":{"id":86282754,"uuid":"95978520","full_name":"suyashmahar/RISC-processor","owner":"suyashmahar","description":"Simple single cycle RISC processor written in Verilog ","archived":false,"fork":false,"pushed_at":"2018-03-23T09:24:07.000Z","size":153,"stargazers_count":48,"open_issues_count":0,"forks_count":7,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-04-30T13:38:13.284Z","etag":null,"topics":["assembler","risc-processor"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/suyashmahar.png","metadata":{},"created_at":"2017-07-01T17:31:08.000Z","updated_at":"2025-01-12T12:55:25.000Z","dependencies_parsed_at":"2023-03-13T09:24:56.500Z","dependency_job_id":null,"html_url":"https://github.com/suyashmahar/RISC-processor","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/suyashmahar%2FRISC-processor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/suyashmahar%2FRISC-processor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/suyashmahar%2FRISC-processor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/suyashmahar%2FRISC-processor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/suyashmahar","download_url":"https://codeload.github.com/suyashmahar/RISC-processor/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":251713165,"owners_count":21631495,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembler","risc-processor"],"created_at":"2024-12-26T16:15:43.898Z","updated_at":"2025-04-30T13:38:18.809Z","avatar_url":"https://github.com/suyashmahar.png","language":"Verilog","readme":null,"funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsuyashmahar%2Frisc-processor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsuyashmahar%2Frisc-processor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsuyashmahar%2Frisc-processor/lists"}