{"id":24138646,"url":"https://github.com/theema-dev/microrisc","last_synced_at":"2025-08-07T16:15:37.288Z","repository":{"id":270818675,"uuid":"911376379","full_name":"theEMA-dev/microRISC","owner":"theEMA-dev","description":"Simple 16-bit RISC processor with a 5-stage pipeline architecture","archived":false,"fork":false,"pushed_at":"2025-01-19T20:04:02.000Z","size":97,"stargazers_count":0,"open_issues_count":0,"forks_count":1,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-01-19T20:35:17.726Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/theEMA-dev.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2025-01-02T21:46:45.000Z","updated_at":"2025-01-19T20:04:04.000Z","dependencies_parsed_at":"2025-01-04T14:01:06.628Z","dependency_job_id":null,"html_url":"https://github.com/theEMA-dev/microRISC","commit_stats":null,"previous_names":["theema-dev/microrisc"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/theEMA-dev%2FmicroRISC","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/theEMA-dev%2FmicroRISC/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/theEMA-dev%2FmicroRISC/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/theEMA-dev%2FmicroRISC/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/theEMA-dev","download_url":"https://codeload.github.com/theEMA-dev/microRISC/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":241364856,"owners_count":19951045,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2025-01-12T03:32:22.197Z","updated_at":"2025-03-01T12:26:56.256Z","avatar_url":"https://github.com/theEMA-dev.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# microRISC\nmicroRISC is a 16-bit RISC processor featuring a 5-stage pipeline architecture. It was designed to meet the [specifications](https://online-learning2024-2025.gidatarim.edu.tr/pluginfile.php/18890/mod_assign/introattachment/0/CORG_Project_II.pdf?forcedownload=1) of the 2024-2025 Fall Semester Computer Architecture Course Project II.\n\n## Contents\n\n### Phase 1: *Processor Design*\n- [Instruction Set Design](docs/design/instructions.md)\n- [Full Circuit Design](docs/stages.png)\n- [Files]()\n\n### Phase 2: *Simulator Development*\n- [Installation](docs/simulator/installation)\n- [Building from Source]()\n\n### Phase 3: *Verilog Implementation* \n\u003e Work in Progress\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ftheema-dev%2Fmicrorisc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Ftheema-dev%2Fmicrorisc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ftheema-dev%2Fmicrorisc/lists"}