{"id":44050898,"url":"https://github.com/tiagosr/gategen","last_synced_at":"2026-02-07T23:12:26.593Z","repository":{"id":190384384,"uuid":"682506973","full_name":"tiagosr/gategen","owner":"tiagosr","description":"Racket-based hardware definition DSL for generating gateware for FPGAs, ASICs and the like","archived":false,"fork":false,"pushed_at":"2023-11-28T21:56:54.000Z","size":17,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2024-01-26T19:00:35.478Z","etag":null,"topics":["asic-design","dsl","fpga","fpga-programming","hdl","racket","racket-languages"],"latest_commit_sha":null,"homepage":"","language":"Racket","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/tiagosr.png","metadata":{"files":{"readme":null,"changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null}},"created_at":"2023-08-24T10:17:11.000Z","updated_at":"2023-08-24T10:20:20.000Z","dependencies_parsed_at":"2023-08-24T12:26:49.356Z","dependency_job_id":"e90d6ac5-15f2-4511-8930-1785dfe8a711","html_url":"https://github.com/tiagosr/gategen","commit_stats":{"total_commits":5,"total_committers":1,"mean_commits":5.0,"dds":0.0,"last_synced_commit":"0cade308d5837447132a91a158d0bfcceec593f4"},"previous_names":["tiagosr/gategen"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/tiagosr/gategen","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/tiagosr%2Fgategen","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/tiagosr%2Fgategen/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/tiagosr%2Fgategen/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/tiagosr%2Fgategen/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/tiagosr","download_url":"https://codeload.github.com/tiagosr/gategen/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/tiagosr%2Fgategen/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29211975,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-07T22:58:45.823Z","status":"ssl_error","status_checked_at":"2026-02-07T22:58:45.272Z","response_time":63,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["asic-design","dsl","fpga","fpga-programming","hdl","racket","racket-languages"],"created_at":"2026-02-07T23:12:25.996Z","updated_at":"2026-02-07T23:12:26.583Z","avatar_url":"https://github.com/tiagosr.png","language":"Racket","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ftiagosr%2Fgategen","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Ftiagosr%2Fgategen","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ftiagosr%2Fgategen/lists"}