{"id":27888235,"url":"https://github.com/ucb-bar/mada","last_synced_at":"2026-02-10T19:05:10.398Z","repository":{"id":266572902,"uuid":"898734015","full_name":"ucb-bar/MaDa","owner":"ucb-bar","description":"Agile FPGA SoC design with Chisel and Mill. ","archived":false,"fork":false,"pushed_at":"2025-05-12T19:43:52.000Z","size":4215,"stargazers_count":2,"open_issues_count":1,"forks_count":0,"subscribers_count":10,"default_branch":"main","last_synced_at":"2025-05-12T20:49:44.708Z","etag":null,"topics":["chisel","fpga","millbuild"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ucb-bar.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2024-12-04T23:45:41.000Z","updated_at":"2025-05-09T23:50:05.000Z","dependencies_parsed_at":"2024-12-24T01:24:03.543Z","dependency_job_id":"3c2788bd-eaad-4d14-866e-5d3dec7abcd3","html_url":"https://github.com/ucb-bar/MaDa","commit_stats":null,"previous_names":["ucb-bar/mada"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ucb-bar/MaDa","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ucb-bar%2FMaDa","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ucb-bar%2FMaDa/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ucb-bar%2FMaDa/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ucb-bar%2FMaDa/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ucb-bar","download_url":"https://codeload.github.com/ucb-bar/MaDa/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ucb-bar%2FMaDa/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":267779083,"owners_count":24143178,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","status":"online","status_checked_at":"2025-07-29T02:00:12.549Z","response_time":2574,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chisel","fpga","millbuild"],"created_at":"2025-05-05T09:06:41.972Z","updated_at":"2026-02-10T19:05:05.366Z","avatar_url":"https://github.com/ucb-bar.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# MaDa\n\n## Getting Started\n\nThis project uses Mill as the Scala build tool. A ready-to-run script is provided as `/toolchains/mill`. To invoke mill directly, do\n\n```bash\n./toolchains/mill\n```\n\nThe directory structure is organized in standalone packages. When running build flow, both the package name and the config name need to be provided:\n\n```bash\nmake verilog PACKAGE=delta-soc MODULE=delta.MlpPolicyRunner\n```\n\n## Build Bitstream\n\n```bash\nmake bitstream CONFIG=ExampleArty100TShell\n```\n\n## TODOs\n\n- [ ] Better way of doing clock domain\n- [ ] Fix Chipyard IP\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fucb-bar%2Fmada","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fucb-bar%2Fmada","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fucb-bar%2Fmada/lists"}