{"id":19924291,"url":"https://github.com/ultraembedded/core_jpeg_decoder","last_synced_at":"2026-01-27T07:36:07.701Z","repository":{"id":81709559,"uuid":"307203213","full_name":"ultraembedded/core_jpeg_decoder","owner":"ultraembedded","description":"HW JPEG decoder wrapper with AXI-4 DMA","archived":false,"fork":false,"pushed_at":"2020-10-25T22:20:17.000Z","size":12,"stargazers_count":34,"open_issues_count":1,"forks_count":6,"subscribers_count":3,"default_branch":"main","last_synced_at":"2025-06-03T11:32:17.858Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ultraembedded.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2020-10-25T22:13:07.000Z","updated_at":"2025-02-25T01:31:28.000Z","dependencies_parsed_at":null,"dependency_job_id":"3bc18b6d-3235-4dd9-9cd8-49ad92bffa08","html_url":"https://github.com/ultraembedded/core_jpeg_decoder","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ultraembedded/core_jpeg_decoder","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcore_jpeg_decoder","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcore_jpeg_decoder/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcore_jpeg_decoder/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcore_jpeg_decoder/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ultraembedded","download_url":"https://codeload.github.com/ultraembedded/core_jpeg_decoder/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcore_jpeg_decoder/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28808176,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-27T07:14:39.408Z","status":"ssl_error","status_checked_at":"2026-01-27T07:14:39.098Z","response_time":168,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-12T22:16:57.057Z","updated_at":"2026-01-27T07:36:07.685Z","avatar_url":"https://github.com/ultraembedded.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"### AXI-4 JPEG Decoder\n\nGithub:   [https://github.com/ultraembedded/core_jpeg_decoder](https://github.com/ultraembedded/core_jpeg_decoder)\n\nThis component is a HW JPEG decoder (in Verilog) with AXI-4 DMA.  \nIt is based around my [JPEG Decoder core](https://github.com/ultraembedded/core_jpeg) and adds a register interface and DMA for offloading data input and output transfers to and from the JPEG decoder core.\n\n#### Cloning\nThis repo contains submodules.\nMake sure to clone them all with the following command;\n\n```\ngit clone --recursive https://github.com/ultraembedded/core_jpeg_decoder.git\n```\n\n#### Features\n* HW JPEG decoder.\n* AXI-4 lite configuration interface.\n* AXI-4 DMA for JPEG fetch, and RGB data writeback.\n* RGB565 output format.\n* ISO/IEC 10918-1 compliant JPEG Baseline decoding.\n* Up to 64K x 64K image resolution.\n\n##### Register Map\n\n| Offset | Name | Description   |\n| ------ | ---- | ------------- |\n| 0x00 | JPEG_CTRL | [RW] JPEG Control Register |\n| 0x04 | JPEG_STATUS | [R] Status Register |\n| 0x08 | JPEG_SRC | [RW] DMA Source Address |\n| 0x0c | JPEG_DST | [RW] DMA Target Address |\n\n##### Register: JPEG_CTRL\n\n| Bits | Name | Description    |\n| ---- | ---- | -------------- |\n| 31 | START | Start transfer. |\n| 30 | ABORT | Abort transfer. |\n| 23:0 | LENGTH | Source buffer length in bytes. |\n\n##### Register: JPEG_STATUS\n\n| Bits | Name | Description    |\n| ---- | ---- | -------------- |\n| 0 | BUSY | Core busy. |\n\n##### Register: JPEG_SRC\n\n| Bits | Name | Description    |\n| ---- | ---- | -------------- |\n| 31:0 | ADDR | Address (must be 32-byte aligned). |\n\n##### Register: JPEG_DST\n\n| Bits | Name | Description    |\n| ---- | ---- | -------------- |\n| 31:0 | ADDR | Address |\n\n#### Testing\nTested on a Xilinx Artix 7 (Digilent Arty A7).\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Fcore_jpeg_decoder","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fultraembedded%2Fcore_jpeg_decoder","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Fcore_jpeg_decoder/lists"}