{"id":13649370,"url":"https://github.com/ultraembedded/cores","last_synced_at":"2026-01-25T07:36:29.495Z","repository":{"id":32960996,"uuid":"36567136","full_name":"ultraembedded/cores","owner":"ultraembedded","description":"Various HDL (Verilog) IP Cores","archived":false,"fork":false,"pushed_at":"2021-07-01T16:43:34.000Z","size":216,"stargazers_count":745,"open_issues_count":3,"forks_count":218,"subscribers_count":50,"default_branch":"master","last_synced_at":"2025-03-01T10:25:37.178Z","etag":null,"topics":["asic","audio","fpga","i2s","rtl","sdram","spi","sram","uart","usb","verilator","verilog","verilog-components","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ultraembedded.png","metadata":{},"created_at":"2015-05-30T17:00:07.000Z","updated_at":"2025-02-28T16:20:52.000Z","dependencies_parsed_at":"2022-07-16T03:00:31.511Z","dependency_job_id":null,"html_url":"https://github.com/ultraembedded/cores","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ultraembedded/cores","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcores","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcores/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcores/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcores/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ultraembedded","download_url":"https://codeload.github.com/ultraembedded/cores/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Fcores/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28747681,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-25T05:12:38.112Z","status":"ssl_error","status_checked_at":"2026-01-25T05:04:50.338Z","response_time":113,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["asic","audio","fpga","i2s","rtl","sdram","spi","sram","uart","usb","verilator","verilog","verilog-components","verilog-hdl"],"created_at":"2024-08-02T01:04:58.283Z","updated_at":"2026-01-25T07:36:29.490Z","avatar_url":"https://github.com/ultraembedded.png","language":"Verilog","readme":null,"funding_links":[],"categories":["Verilog","硬件_其他"],"sub_categories":["网络服务_其他"],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Fcores","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fultraembedded%2Fcores","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Fcores/lists"}