{"id":19924267,"url":"https://github.com/ultraembedded/fpga_test_soc","last_synced_at":"2025-05-03T07:31:17.321Z","repository":{"id":81709637,"uuid":"201816043","full_name":"ultraembedded/fpga_test_soc","owner":"ultraembedded","description":"A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)","archived":false,"fork":false,"pushed_at":"2020-03-21T10:49:16.000Z","size":1167,"stargazers_count":31,"open_issues_count":2,"forks_count":11,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-04-07T13:11:12.413Z","etag":null,"topics":["cortex-m0","fpga","fpga-soc","gpio","risc-v","spi","verilog"],"latest_commit_sha":null,"homepage":null,"language":"C","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ultraembedded.png","metadata":{},"created_at":"2019-08-11T21:19:43.000Z","updated_at":"2025-03-11T14:23:16.000Z","dependencies_parsed_at":null,"dependency_job_id":"23e85c97-22a8-4e6a-a288-e8642eab162e","html_url":"https://github.com/ultraembedded/fpga_test_soc","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Ffpga_test_soc","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Ffpga_test_soc/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Ffpga_test_soc/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Ffpga_test_soc/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ultraembedded","download_url":"https://codeload.github.com/ultraembedded/fpga_test_soc/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":252156889,"owners_count":21703369,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cortex-m0","fpga","fpga-soc","gpio","risc-v","spi","verilog"],"created_at":"2024-11-12T22:16:55.398Z","updated_at":"2025-05-03T07:31:17.316Z","avatar_url":"https://github.com/ultraembedded.png","language":"C","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Ffpga_test_soc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fultraembedded%2Ffpga_test_soc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Ffpga_test_soc/lists"}