{"id":19924255,"url":"https://github.com/ultraembedded/riscv_sbc","last_synced_at":"2025-05-03T07:31:17.045Z","repository":{"id":81709911,"uuid":"258777494","full_name":"ultraembedded/riscv_sbc","owner":"ultraembedded","description":"A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.","archived":false,"fork":false,"pushed_at":"2020-05-10T11:09:30.000Z","size":2112,"stargazers_count":29,"open_issues_count":0,"forks_count":4,"subscribers_count":5,"default_branch":"master","last_synced_at":"2025-04-07T13:11:15.213Z","etag":null,"topics":["ddr3","linux","logic-analyzer","risc-v","rv32im","single-board-computers","usb","usb2","usb3","usb3300"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ultraembedded.png","metadata":{},"created_at":"2020-04-25T13:05:12.000Z","updated_at":"2025-03-19T13:36:20.000Z","dependencies_parsed_at":null,"dependency_job_id":"3d6b701e-d8c7-4d53-84bf-2219043dc2ec","html_url":"https://github.com/ultraembedded/riscv_sbc","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Friscv_sbc","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Friscv_sbc/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Friscv_sbc/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ultraembedded%2Friscv_sbc/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ultraembedded","download_url":"https://codeload.github.com/ultraembedded/riscv_sbc/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":252156886,"owners_count":21703369,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["ddr3","linux","logic-analyzer","risc-v","rv32im","single-board-computers","usb","usb2","usb3","usb3300"],"created_at":"2024-11-12T22:16:52.308Z","updated_at":"2025-05-03T07:31:17.031Z","avatar_url":"https://github.com/ultraembedded.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Friscv_sbc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fultraembedded%2Friscv_sbc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fultraembedded%2Friscv_sbc/lists"}