{"id":13633030,"url":"https://github.com/veripool/verilog-mode","last_synced_at":"2025-04-18T10:33:54.495Z","repository":{"id":7100607,"uuid":"8392762","full_name":"veripool/verilog-mode","owner":"veripool","description":"Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.","archived":false,"fork":false,"pushed_at":"2025-01-26T15:14:40.000Z","size":2685,"stargazers_count":268,"open_issues_count":52,"forks_count":92,"subscribers_count":30,"default_branch":"master","last_synced_at":"2025-01-26T16:24:08.371Z","etag":null,"topics":["emacs-lisp","systemverilog","verilog","verilog-mode"],"latest_commit_sha":null,"homepage":"http://veripool.org/verilog-mode","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/veripool.png","metadata":{"files":{"readme":"README.rst","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2013-02-24T16:06:42.000Z","updated_at":"2025-01-26T15:14:43.000Z","dependencies_parsed_at":"2024-01-04T02:23:23.963Z","dependency_job_id":"34a3be60-b993-47d6-9c9d-83ed142faf2b","html_url":"https://github.com/veripool/verilog-mode","commit_stats":{"total_commits":1142,"total_committers":37,"mean_commits":"30.864864864864863","dds":0.4859894921190894,"last_synced_commit":"c81dda0e8ab9c1a889ad6830bf802edf7d1d9444"},"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/veripool%2Fverilog-mode","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/veripool%2Fverilog-mode/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/veripool%2Fverilog-mode/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/veripool%2Fverilog-mode/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/veripool","download_url":"https://codeload.github.com/veripool/verilog-mode/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":249479048,"owners_count":21279185,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["emacs-lisp","systemverilog","verilog","verilog-mode"],"created_at":"2024-08-01T23:00:25.314Z","updated_at":"2025-04-18T10:33:53.919Z","avatar_url":"https://github.com/veripool.png","language":"SystemVerilog","funding_links":[],"categories":["Verilog-Toolkit","SystemVerilog"],"sub_categories":[],"readme":"===================\nVerilog-Mode README\n===================\n\nSummary\n=======\n\nThis is the source distribution repository for verilog-mode, the Verilog\nediting and AUTOs package which is part of GNU Emacs\n(lisp/progmodes/verilog-mode.el).\n\nVerilog-Mode supports syntax highlighting of SystemVerilog (IEEE\n1800-2017), Verilog (IEEE 1364-2005), and the Universal Verification\nModeling language (UVM). Verilog-Mode also has AUTOs which greatly\naccelerate maintaining interconnect, resets, and other boiler-plate code.\n\n|Example1|\n\n\nDocumentation\n=============\n\nSee https://www.veripool.org/verilog-mode for more information.\n\n\nInstallation\n============\n\nYou have several installation options:\n\n\nOption 1: Sources\n-----------------\n\nYou may use the `Verilog-Mode Source Tree\n\u003chttps://github.com/veripool/verilog-mode\u003e`__. If using these sources you\nwill need to \"make\" then install e/verilog-mode.el, not the verilog-mode.el\nin the top of the directory (which does not have the version number in\nit). In detail:\n\n::\n\n   git clone https://github.com/veripool/verilog-mode\n   make\n   # Copy to somewhere in your Emacs \"M-x describe-variable load-path\"\n   cp e/verilog-mode.el* /usr/share/emacs/site-lisp\n\n(Do not use the github ZIP download option as this will not build\ncorrectly, the version number will be unknown.)\n\n\nOption 2: ELPA\n--------------\n\nVerilog Mode is part of the ELPA (Emacs Lisp Package Archive). Using a\nrecent version of Emacs:\n\n::\n\n   M-x list-packages RET\n\nthen search for Verilog Mode:\n\n::\n\n   C-s verilog-mode RET RET\n\nthen click on \"Install\".\n\n\nOption 3: Emacs Native\n----------------------\n\nVerilog-mode.el also comes included as part of Emacs 21 and later. This\nversion always lags the version here, often by years. Please consider using\nthe sources method instead.\n\n\nTests\n=====\n\nThe main purpose of this repository is the extended test suite.\n(Verilog-mode.el itself being both here and in the GNU Emacs repository.)\n\nTo run the tests, make sure both GNU Emacs and Xemacs are installed, then:\n\n::\n\n   make\n   make test\n\nUnder the hood this is (mostly) running ``0test.el``. This reads in each\nfile under ``tests/`` directory, AUTOs, reindents, and compares the result\nto the matching filename in the ``tests_ok`` directory.\n\nTest failures generally look like this:\n\n::\n\n   diff -c tests_ok/autoinout_ma.v e/t/autoinout_ma.v\n   ***Golden Reference File\n   ---Generated Test File\n   --- GOLDEN_REFERENCE\n   +++ CURRENT_BEHAVIOR\n   ...\n   -   output sina,\n   +   output siuna,\n   To promote current to golden, in shell buffer hit newline anywhere in next line (^P RETURN):\n   cp e/t/autoinout_ma.v tests_ok/autoinout_ma.v; VERILOG_MODE_START_FILE=tests_ok/autoinout_ma.v make test_emacs\n\nThis indicates the generated output doesn't match what is in tests_ok.  To\nfix this make sure that the change is expected then do the ``cp`` shown to\nupdate the golden references:\n\n::\n\n   cp e/t/autoinout_ma.v tests_ok/autoinout_ma.v\n\nThen ``make test`` again. The output also suggests a\n``VERILOG_MODE_START_FILE`` which can also be used to jump right to that\nindividual test inside the ``make test``.\n\n\nLicense\n=======\n\nVerilog-mode itself is part of GNU Emacs, which is Copyright 2001-2024 Free\nSoftware Foundation, Inc. This package is free software; you can\nredistribute it and/or modify it under the terms of the GNU General Public\nLicense Version 3.\n\nThe Verilog test files unless specified otherwise are released into the\npublic domain.\n\n.. |Example1| image:: https://www.veripool.org/img/verilogmode_post.gif\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fveripool%2Fverilog-mode","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fveripool%2Fverilog-mode","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fveripool%2Fverilog-mode/lists"}