{"id":27353996,"url":"https://github.com/viniciusfinger/assembly-mips","last_synced_at":"2025-04-12T21:18:37.042Z","repository":{"id":124625701,"uuid":"246741405","full_name":"viniciusfinger/assembly-mips","owner":"viniciusfinger","description":"Lasalle University - Computer Architecture 2020/1 - Assembly + MIPS architecture","archived":false,"fork":false,"pushed_at":"2024-01-05T20:19:37.000Z","size":22,"stargazers_count":5,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-04-12T21:18:32.213Z","etag":null,"topics":["assembly","mips-architecture"],"latest_commit_sha":null,"homepage":"","language":"Assembly","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/viniciusfinger.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null}},"created_at":"2020-03-12T04:12:58.000Z","updated_at":"2024-06-09T09:31:23.000Z","dependencies_parsed_at":null,"dependency_job_id":"74e83a18-f00a-4063-88c0-7f20bf58f35f","html_url":"https://github.com/viniciusfinger/assembly-mips","commit_stats":null,"previous_names":["viniciusfinger/assembly-mips"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/viniciusfinger%2Fassembly-mips","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/viniciusfinger%2Fassembly-mips/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/viniciusfinger%2Fassembly-mips/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/viniciusfinger%2Fassembly-mips/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/viniciusfinger","download_url":"https://codeload.github.com/viniciusfinger/assembly-mips/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248631761,"owners_count":21136563,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembly","mips-architecture"],"created_at":"2025-04-12T21:18:36.439Z","updated_at":"2025-04-12T21:18:37.029Z","avatar_url":"https://github.com/viniciusfinger.png","language":"Assembly","funding_links":[],"categories":[],"sub_categories":[],"readme":"# AssemblyMips\nAssembly + MIPS architecture (Microprocessor without interlocked pipeline stages) class at La Salle University - Brazil \n\nAll codes run at MIPS architecture, like Cisco embedded systems, Windows CE, Nintendo64...\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fviniciusfinger%2Fassembly-mips","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fviniciusfinger%2Fassembly-mips","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fviniciusfinger%2Fassembly-mips/lists"}