{"id":20307844,"url":"https://github.com/vivekadi/fpga_verilog_interfacing","last_synced_at":"2026-03-09T04:32:06.999Z","repository":{"id":120881532,"uuid":"160822346","full_name":"vivekadi/FPGA_Verilog_Interfacing","owner":"vivekadi","description":"Interfacing peripherals to FPGA","archived":false,"fork":false,"pushed_at":"2018-12-08T08:46:00.000Z","size":5,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-03-04T07:42:29.648Z","etag":null,"topics":["fpga","interfacing","keypad4x4","labs","motor-controller","singal-generator","spartan6","verilog","xilinx"],"latest_commit_sha":null,"homepage":"","language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/vivekadi.png","metadata":{"files":{"readme":null,"changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-12-07T12:41:51.000Z","updated_at":"2022-01-15T21:48:42.000Z","dependencies_parsed_at":null,"dependency_job_id":"467794df-9d9f-4ad3-8fab-d223c2c270dd","html_url":"https://github.com/vivekadi/FPGA_Verilog_Interfacing","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/vivekadi/FPGA_Verilog_Interfacing","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vivekadi%2FFPGA_Verilog_Interfacing","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vivekadi%2FFPGA_Verilog_Interfacing/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vivekadi%2FFPGA_Verilog_Interfacing/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vivekadi%2FFPGA_Verilog_Interfacing/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/vivekadi","download_url":"https://codeload.github.com/vivekadi/FPGA_Verilog_Interfacing/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vivekadi%2FFPGA_Verilog_Interfacing/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30283417,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-09T02:57:19.223Z","status":"ssl_error","status_checked_at":"2026-03-09T02:56:26.373Z","response_time":61,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","interfacing","keypad4x4","labs","motor-controller","singal-generator","spartan6","verilog","xilinx"],"created_at":"2024-11-14T17:19:18.562Z","updated_at":"2026-03-09T04:32:06.990Z","avatar_url":"https://github.com/vivekadi.png","language":null,"funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fvivekadi%2Ffpga_verilog_interfacing","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fvivekadi%2Ffpga_verilog_interfacing","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fvivekadi%2Ffpga_verilog_interfacing/lists"}