{"id":27701969,"url":"https://github.com/vortex2jm/vhdl-studies","last_synced_at":"2026-01-22T13:48:27.411Z","repository":{"id":46882188,"uuid":"512551818","full_name":"vortex2jm/vhdl-studies","owner":"vortex2jm","description":"FPGA programming - Logic Circuits (hardware programming)","archived":false,"fork":false,"pushed_at":"2022-08-11T13:28:50.000Z","size":38,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-04-25T20:40:42.800Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/vortex2jm.png","metadata":{},"created_at":"2022-07-10T22:21:56.000Z","updated_at":"2024-03-27T10:26:56.000Z","dependencies_parsed_at":"2022-08-12T13:10:10.744Z","dependency_job_id":null,"html_url":"https://github.com/vortex2jm/vhdl-studies","commit_stats":null,"previous_names":["vortex2jm/vhdl-studies"],"tags_count":null,"template":false,"template_full_name":null,"purl":"pkg:github/vortex2jm/vhdl-studies","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vortex2jm%2Fvhdl-studies","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vortex2jm%2Fvhdl-studies/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vortex2jm%2Fvhdl-studies/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vortex2jm%2Fvhdl-studies/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/vortex2jm","download_url":"https://codeload.github.com/vortex2jm/vhdl-studies/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/vortex2jm%2Fvhdl-studies/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28664007,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-22T01:17:37.254Z","status":"online","status_checked_at":"2026-01-22T02:00:07.137Z","response_time":144,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2025-04-25T20:35:11.106Z","updated_at":"2026-01-22T13:48:27.405Z","avatar_url":"https://github.com/vortex2jm.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fvortex2jm%2Fvhdl-studies","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fvortex2jm%2Fvhdl-studies","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fvortex2jm%2Fvhdl-studies/lists"}