{"id":20581802,"url":"https://github.com/wardbenjamin/verilogutils","last_synced_at":"2026-04-10T21:37:28.267Z","repository":{"id":76197446,"uuid":"156772684","full_name":"WardBenjamin/VerilogUtils","owner":"WardBenjamin","description":"Collection of small utilities to make programming in Verilog easier","archived":false,"fork":false,"pushed_at":"2018-11-08T21:54:47.000Z","size":2,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-01-16T22:43:32.642Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/WardBenjamin.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-11-08T21:42:19.000Z","updated_at":"2018-11-08T21:54:48.000Z","dependencies_parsed_at":"2023-02-27T13:00:59.640Z","dependency_job_id":null,"html_url":"https://github.com/WardBenjamin/VerilogUtils","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/WardBenjamin%2FVerilogUtils","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/WardBenjamin%2FVerilogUtils/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/WardBenjamin%2FVerilogUtils/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/WardBenjamin%2FVerilogUtils/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/WardBenjamin","download_url":"https://codeload.github.com/WardBenjamin/VerilogUtils/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":242206036,"owners_count":20089255,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-16T06:31:18.879Z","updated_at":"2026-04-10T21:37:28.261Z","avatar_url":"https://github.com/WardBenjamin.png","language":"Python","funding_links":[],"categories":[],"sub_categories":[],"readme":"# VerilogUtils\nCollection of small utilities to make programming in Verilog easier\n\n## Boolean Algebra Converter\n\nConverts 1/2/3/4-bit boolean algebra from a simple, typable format to valid Verilog code.\n\nSpaces are converted to boolean AND \"\u0026\" (multiplication), while plus signs are converted to boolean OR \"|\" (addition).\n\nInverted inputs are input as a', where a is the non-inverted input.\n\n## Constraint Generator\n\nGenerates constraints for given port/pin combinations, in one-line (dictionary) format or in traditional two-property format.\n\nEx) `set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports {CLK}];`\n\nEx) ```\n    set_property PACKAGE_PIN E3 [get_ports {CLK}];\n    set_property IOSTANDARD LVCMOS33 [get_ports {CLK}];\n    ```\n    \nConstraints are generated assuming LVCMOS33 I/O Standard (aka 3.3v).","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwardbenjamin%2Fverilogutils","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fwardbenjamin%2Fverilogutils","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwardbenjamin%2Fverilogutils/lists"}