{"id":23122869,"url":"https://github.com/wissance/quickspi","last_synced_at":"2026-01-16T12:33:08.688Z","repository":{"id":133047483,"uuid":"88951410","full_name":"Wissance/QuickSPI","owner":"Wissance","description":"Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface","archived":false,"fork":false,"pushed_at":"2017-11-21T19:56:19.000Z","size":130,"stargazers_count":20,"open_issues_count":0,"forks_count":7,"subscribers_count":6,"default_branch":"master","last_synced_at":"2025-02-09T15:42:51.997Z","etag":null,"topics":["altera","axi","axi-interfaces","bit-oriented-spi","dragster-spi","fpga","hard-spi","soft-spi","spi","spi-fpga","spi-hdl","spi-interface","spi-ip-core","spi-pld","verilog-components","verilog-hdl","verilog-snippets","verilog-spi","xilinx-fpga","xilinx-vivado"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Wissance.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":"CONTRIBUTING.md","funding":null,"license":"LICENSE","code_of_conduct":"CODE_OF_CONDUCT.md","threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2017-04-21T06:47:24.000Z","updated_at":"2024-10-05T07:03:00.000Z","dependencies_parsed_at":null,"dependency_job_id":"4200fa01-8f18-4b93-9188-8b3934c2e244","html_url":"https://github.com/Wissance/QuickSPI","commit_stats":null,"previous_names":[],"tags_count":1,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Wissance%2FQuickSPI","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Wissance%2FQuickSPI/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Wissance%2FQuickSPI/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Wissance%2FQuickSPI/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Wissance","download_url":"https://codeload.github.com/Wissance/QuickSPI/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":247119013,"owners_count":20886669,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["altera","axi","axi-interfaces","bit-oriented-spi","dragster-spi","fpga","hard-spi","soft-spi","spi","spi-fpga","spi-hdl","spi-interface","spi-ip-core","spi-pld","verilog-components","verilog-hdl","verilog-snippets","verilog-spi","xilinx-fpga","xilinx-vivado"],"created_at":"2024-12-17T07:31:09.512Z","updated_at":"2025-04-04T04:21:26.977Z","avatar_url":"https://github.com/Wissance.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# QuickSPI\n\nSPI Verilog modules 2 SPI implementations:\n1. Fully Hard for FPGA without CPU core like Spartan 6 or Cyclone 4, e.t.c.\n   features:\n   - setting bit (MSB, LSB) and bytes order (Little endian or Big endina)\n   - adjustable number of extra clocks when some devices needs to make internal synchronizzation while CS is still active and clock keep going from clk (Dragster/Awaiba/Cmosis DR-2k-7)\n\n2. Fully soft SPI with AXI Full interface with CPU. \n\nDocs on Russian: https://github.com/OpticalMeasurementsSystems/QuickSPI/wiki/How-to-use-:-%D0%9F%D0%BE%D0%BB%D0%BD%D0%BE%D0%B5-%D1%80%D1%83%D0%BA%D0%BE%D0%B2%D0%BE%D0%B4%D1%81%D1%82%D0%B2%D0%BE\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwissance%2Fquickspi","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fwissance%2Fquickspi","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwissance%2Fquickspi/lists"}