{"id":25070990,"url":"https://github.com/wyvernsemi/mico32","last_synced_at":"2025-04-14T20:57:05.661Z","repository":{"id":151407969,"uuid":"67286462","full_name":"wyvernSemi/mico32","owner":"wyvernSemi","description":"LatticeMico32 instruction set simulator project","archived":false,"fork":false,"pushed_at":"2024-11-25T10:07:39.000Z","size":12938,"stargazers_count":9,"open_issues_count":0,"forks_count":3,"subscribers_count":6,"default_branch":"master","last_synced_at":"2025-03-28T09:11:15.867Z","etag":null,"topics":["32-bits","c-plus-plus","com0com","cpu-model","debug","embedded","fpga","gdb","iss","latticemico32","linux","processor","python3","risc","serial-communication","soft-core","tcp-socket","tkinter"],"latest_commit_sha":null,"homepage":"http://www.anita-simulators.org.uk/wyvernsemi","language":"C++","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/wyvernSemi.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2016-09-03T11:22:14.000Z","updated_at":"2024-12-01T22:06:50.000Z","dependencies_parsed_at":"2025-02-06T21:39:55.303Z","dependency_job_id":"eab51d00-27a9-4d63-8232-82f291a8d7b0","html_url":"https://github.com/wyvernSemi/mico32","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fmico32","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fmico32/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fmico32/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fmico32/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/wyvernSemi","download_url":"https://codeload.github.com/wyvernSemi/mico32/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248961186,"owners_count":21189991,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["32-bits","c-plus-plus","com0com","cpu-model","debug","embedded","fpga","gdb","iss","latticemico32","linux","processor","python3","risc","serial-communication","soft-core","tcp-socket","tkinter"],"created_at":"2025-02-06T21:39:52.099Z","updated_at":"2025-04-14T20:57:05.636Z","avatar_url":"https://github.com/wyvernSemi.png","language":"C++","funding_links":[],"categories":[],"sub_categories":[],"readme":"# mico32\n\nLatticeMico32 instruction set simulator project\n\n\u003cp align=\"center\"\u003e\n\u003cimg src=\"https://github.com/wyvernSemi/mico32/assets/21970031/a080e97b-14a6-4e7e-bd06-0589df087579\" width=600\u003e\n\u003c/p\u003e\n\nIncludes a C/C++ model of the lm32 CPU, with the following features:\n\n* All supported core instructions\n* All h/w modelled for configurable instructions\n  - Multiplier\n  - Divider\n  - Sign extender\n  - Barrel shifter\n* Configurable internal memory\n* All h/w debug break- and watchpoints modelled\n* Cycle count functionality\n* Configurable 'hardware', as per the Mico32\n* Run-time and static disassembly\n* Data and Instruction caches for timing model\n* Optional MMU capability, via Data and Instruction TLBs\n* Extensibility via callbacks\n  - Intercept memory accesses\n  - Regular callback with ability for external interrupt generation\n  - JTAG register access callback\n* Configurable user defined execution break points\n  - On a given address\n  - After a single step, or clock tick\n  - After a fixed number of cycles\n  - On 'hardware' debug break point\n* Access to internal Memory\n* Access to internal state\n* Compatible with Lattice Semiconductor GNU tool chain (lm32-elf-xx)\n* Both C++ and C linkage interfaces available\n* Separate GDB remote debug interface code is included\n  - Supports both virtual serial and TCP socket connections\n\nThere are build options for MSVC 2010, CYGWIN and Linux, and an embedded Linux system model case study. A Python3 GUI is also bundled for configuring and running cpumico32, and a GDB remote target interface is available for non-intrusive debug.\n\nsimon@anita-simulators.org.uk\n\nwww.anita-simulators.org.uk/wyvernsemi\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwyvernsemi%2Fmico32","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fwyvernsemi%2Fmico32","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwyvernsemi%2Fmico32/lists"}