{"id":25070975,"url":"https://github.com/wyvernsemi/sparc","last_synced_at":"2026-03-12T03:32:40.968Z","repository":{"id":151408199,"uuid":"69171841","full_name":"wyvernSemi/sparc","owner":"wyvernSemi","description":"Sparc version 8 Instruction Set Simulator","archived":false,"fork":false,"pushed_at":"2025-02-02T08:30:35.000Z","size":1366,"stargazers_count":9,"open_issues_count":0,"forks_count":4,"subscribers_count":4,"default_branch":"master","last_synced_at":"2025-07-04T13:11:32.111Z","etag":null,"topics":["32-bits","c-plus-plus","cpu-model","iss","processor","simulator","sparc","v8"],"latest_commit_sha":null,"homepage":"http://www.anita-simulators.org.uk/wyvernsemi","language":"Assembly","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/wyvernSemi.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2016-09-25T15:12:02.000Z","updated_at":"2025-06-24T11:47:07.000Z","dependencies_parsed_at":null,"dependency_job_id":"7c4804c7-b60b-408d-9838-7192b756a638","html_url":"https://github.com/wyvernSemi/sparc","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/wyvernSemi/sparc","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fsparc","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fsparc/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fsparc/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fsparc/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/wyvernSemi","download_url":"https://codeload.github.com/wyvernSemi/sparc/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/wyvernSemi%2Fsparc/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30414318,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-12T00:40:14.898Z","status":"online","status_checked_at":"2026-03-12T02:00:07.260Z","response_time":114,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["32-bits","c-plus-plus","cpu-model","iss","processor","simulator","sparc","v8"],"created_at":"2025-02-06T21:39:49.499Z","updated_at":"2026-03-12T03:32:40.949Z","avatar_url":"https://github.com/wyvernSemi.png","language":"Assembly","funding_links":[],"categories":[],"sub_categories":[],"readme":"#  Sparc version 8 Instruction Set Simulator\n\n\u003cp align=\"center\"\u003e\n\u003cimg src=\"https://github.com/user-attachments/assets/527f6ade-8de3-4f1e-a118-6f349be9df01\" width=337\u003e\n\u003c/p\u003e\n\nA Sparc v8 Instruction Set Simulator (ISS) written in C, with hooks for external software models and co-simulation. \nThe supported instructions are shown below:\n\n```\n  Load:          LDSB LDSH LDUB LDUH LD LDD\n  Store:         STB STH ST STD\n  Atomic:        SWAP LDSTUB\n  Misc:          SETHI NOP\n  Logical:       AND ANDcc ANDN ANDNcc OR ORcc ORN ORNcc XOR XORcc XNOR XNORcc\n  Shift:         SLL SRL SRA\n  Add:           ADD ADDcc ADDX ADDXcc \n  Subtract:      SUB SUBcc SUBX SUBXcc\n  Multiply:      UMUL UMULcc SMUL SMULcc \n  Divide:        UDIV UDIVcc SDIV SDIVcc\n  Tagged add:    TADDcc TADDcc TSUBccTV TSUBccTV\n  Multiply Step: MULScc\n  Window:        SAVE RESTORE\n  Branch:        Bicc\n  Prog control:  CALL JMPL \n  Trap:          RETT Ticc\n  Read Regs:     RDY RDPSR RDWIM RDTBR \n  Write Regs:    WRY WRPSR WRWIM WRTBR\n  Mem Sync:      STBAR FLUSH\n  Unimplemented: UNIMP\n```\n\nMore details of this project can be found in \u003ctt\u003edoc/sparc_iss.pdf\u003c/tt\u003e within this repository.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwyvernsemi%2Fsparc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fwyvernsemi%2Fsparc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fwyvernsemi%2Fsparc/lists"}