{"id":20962401,"url":"https://github.com/yasnakateb/chiselprocessor","last_synced_at":"2025-10-04T16:13:40.958Z","repository":{"id":131233245,"uuid":"493226907","full_name":"yasnakateb/ChiselProcessor","owner":"yasnakateb","description":"Multicycle processor in Chisel3","archived":false,"fork":false,"pushed_at":"2022-05-30T07:21:02.000Z","size":148,"stargazers_count":2,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-07-03T20:47:47.886Z","etag":null,"topics":["chisel","chisel3","computer-architecture","cpu","mips","processor","sbt","scala"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/yasnakateb.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2022-05-17T11:45:44.000Z","updated_at":"2025-05-21T20:51:31.000Z","dependencies_parsed_at":null,"dependency_job_id":"fbc6e5b5-bf7d-4e3e-81a5-99cda0eafeff","html_url":"https://github.com/yasnakateb/ChiselProcessor","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/yasnakateb/ChiselProcessor","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/yasnakateb%2FChiselProcessor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/yasnakateb%2FChiselProcessor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/yasnakateb%2FChiselProcessor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/yasnakateb%2FChiselProcessor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/yasnakateb","download_url":"https://codeload.github.com/yasnakateb/ChiselProcessor/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/yasnakateb%2FChiselProcessor/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":266204524,"owners_count":23892363,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chisel","chisel3","computer-architecture","cpu","mips","processor","sbt","scala"],"created_at":"2024-11-19T02:33:07.883Z","updated_at":"2025-10-04T16:13:35.900Z","avatar_url":"https://github.com/yasnakateb.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# ChiselProcessor\n\n### TODO \n\n - ✅ Add ALU\n - ✅ Add Control Unit\n - ✅ Add Register File\n - ✅ Add Memory\n - ✅ Add Register\n - ✅ Add Register with enable\n - ✅ Add Control Branch\n - ✅ Add Mux\n - ✅ Add Shifter\n - ✅ Add Sign Extension\n - ⭕ Fix overflow\n - ⭕ Fix PCEn\n - ⭕ Test R_TYPE\n - ⭕ Test LW \n - ⭕ Test SW\n - ⭕ Test BEQ\n - ⭕ Test ADDI\n - ⭕ Test J \n - ⭕ Test MFC0 \n\n## Data Path\n![](assets/datapath.jpg)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fyasnakateb%2Fchiselprocessor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fyasnakateb%2Fchiselprocessor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fyasnakateb%2Fchiselprocessor/lists"}