{"id":18717956,"url":"https://github.com/zazi2002/logic-circuit-project","last_synced_at":"2026-03-19T06:02:37.530Z","repository":{"id":255698547,"uuid":"853425005","full_name":"ZaZi2002/Logic-Circuit-Project","owner":"ZaZi2002","description":"This project implements an 8-bit counter system using Proteus simulation. ","archived":false,"fork":false,"pushed_at":"2024-09-06T19:04:49.000Z","size":2138,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-05-19T14:02:04.632Z","etag":null,"topics":["counter","hardware-simulation","proteus","ttl"],"latest_commit_sha":null,"homepage":"","language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ZaZi2002.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-09-06T16:21:31.000Z","updated_at":"2024-09-09T15:10:10.000Z","dependencies_parsed_at":"2024-09-06T19:36:07.317Z","dependency_job_id":"202b2128-8c46-4995-8e37-81617409fb0b","html_url":"https://github.com/ZaZi2002/Logic-Circuit-Project","commit_stats":null,"previous_names":["zazi2002/logic-circuit-project"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ZaZi2002/Logic-Circuit-Project","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZaZi2002%2FLogic-Circuit-Project","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZaZi2002%2FLogic-Circuit-Project/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZaZi2002%2FLogic-Circuit-Project/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZaZi2002%2FLogic-Circuit-Project/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ZaZi2002","download_url":"https://codeload.github.com/ZaZi2002/Logic-Circuit-Project/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ZaZi2002%2FLogic-Circuit-Project/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28754227,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-25T13:59:49.818Z","status":"ssl_error","status_checked_at":"2026-01-25T13:59:33.728Z","response_time":113,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["counter","hardware-simulation","proteus","ttl"],"created_at":"2024-11-07T13:18:39.958Z","updated_at":"2026-01-25T14:33:06.081Z","avatar_url":"https://github.com/ZaZi2002.png","language":null,"funding_links":[],"categories":[],"sub_categories":[],"readme":"# Project Title: 8-bit Counter System with Display and TTL Interface\n![1](https://github.com/user-attachments/assets/12738279-f1b9-4caf-842b-129aecdf1e03)\n\n## Overview\n\nThis project implements an 8-bit counter system using Proteus simulation. The system displays the counter values on a 7-segment display and includes a TTL (Transistor-Transistor Logic) interface. The counter starts from 1 and increments based on external clock input, supporting manual and automatic modes of operation. A Proteus file is included for the hardware simulation.\n\n## Features\n\n- **8-bit counter**: The system counts from 1 to 255.\n- **Manual and automatic operation**: The counter can be incremented either manually or automatically based on an external clock signal.\n- **7-segment display**: The counter value is shown on a 7-segment display.\n- **TTL interface**: A TTL-compatible interface is used to handle the input clock signal.\n- **Hardware simulation**: The Proteus simulation file allows users to test the functionality of the system virtually.\n\n## System Requirements\n\n- **Proteus software**: To run the provided Proteus file.\n- **TTL logic**: The system uses standard TTL logic for input and output operations.\n\n## How It Works\n\n1. The system uses an 8-bit counter that can be manually or automatically incremented.\n2. The counter values are displayed on a 7-segment display for easy visualization.\n3. A TTL signal is used as the clock input to drive the counter.\n4. The system is tested in a Proteus simulation environment to verify its operation.\n\n## Proteus Simulation\n\n- The project includes a Proteus file for running simulations.\n- Users can simulate the counter operation and visualize how the 7-segment display updates with each count.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fzazi2002%2Flogic-circuit-project","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fzazi2002%2Flogic-circuit-project","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fzazi2002%2Flogic-circuit-project/lists"}