{"id":21899595,"url":"https://github.com/zephray/s3e_mig_lpddr","last_synced_at":"2026-01-04T20:30:31.252Z","repository":{"id":72037150,"uuid":"169682138","full_name":"zephray/s3e_mig_lpddr","owner":"zephray","description":"Modified version of Spartan 3E MIG to work with LPDDR memory","archived":false,"fork":false,"pushed_at":"2019-02-17T23:20:15.000Z","size":101,"stargazers_count":3,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-03-17T11:01:57.925Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/zephray.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2019-02-08T03:58:43.000Z","updated_at":"2022-05-26T02:31:29.000Z","dependencies_parsed_at":null,"dependency_job_id":"8b8807ef-f960-459e-8f2e-b02c17779b03","html_url":"https://github.com/zephray/s3e_mig_lpddr","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/zephray%2Fs3e_mig_lpddr","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/zephray%2Fs3e_mig_lpddr/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/zephray%2Fs3e_mig_lpddr/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/zephray%2Fs3e_mig_lpddr/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/zephray","download_url":"https://codeload.github.com/zephray/s3e_mig_lpddr/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244913005,"owners_count":20530769,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-28T14:45:21.024Z","updated_at":"2026-01-04T20:30:31.214Z","avatar_url":"https://github.com/zephray.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# lpmc\n\nThis is a modified version of Xilinx MIG to work with LPDDR memory instead of DDR memory. Code are provided as-is under original Xilinx License.","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fzephray%2Fs3e_mig_lpddr","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fzephray%2Fs3e_mig_lpddr","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fzephray%2Fs3e_mig_lpddr/lists"}