{"id":26418595,"url":"https://gitlab.com/tymonx/pytest-cocotb","last_synced_at":"2025-03-18T01:48:45.426Z","repository":{"id":282620142,"uuid":"68050311","full_name":"tymonx/pytest-cocotb","owner":"tymonx","description":"","archived":false,"fork":false,"pushed_at":null,"size":null,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":null,"default_branch":"main","last_synced_at":"2025-03-15T20:45:40.191Z","etag":null,"topics":["ASIC","Cocotb","FPGA","HDL","SystemVerilog","VHDL","pytest","python","python3","unit-testing","unittesting","verilog"],"latest_commit_sha":null,"homepage":null,"language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://gitlab.com/uploads/-/system/project/avatar/68050311/cocotb.png","metadata":{},"created_at":"2025-03-15T20:12:55.235Z","updated_at":"2025-03-15T20:37:45.377Z","dependencies_parsed_at":"2025-03-16T06:00:42.672Z","dependency_job_id":null,"html_url":"https://gitlab.com/tymonx/pytest-cocotb","commit_stats":null,"previous_names":["tymonx/pytest-cocotb"],"tags_count":null,"template":null,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/repositories/tymonx%2Fpytest-cocotb","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/repositories/tymonx%2Fpytest-cocotb/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/repositories/tymonx%2Fpytest-cocotb/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/repositories/tymonx%2Fpytest-cocotb/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/owners/tymonx","download_url":"https://gitlab.com/tymonx/pytest-cocotb/-/archive/main/pytest-cocotb-main.zip","host":{"name":"gitlab.com","url":"https://gitlab.com","kind":"gitlab","repositories_count":4518116,"owners_count":6841,"icon_url":"https://github.com/gitlab.png","version":null,"created_at":"2022-05-30T11:31:42.605Z","updated_at":"2024-07-18T11:24:13.055Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/gitlab.com/owners"}},"keywords":["ASIC","Cocotb","FPGA","HDL","SystemVerilog","VHDL","pytest","python","python3","unit-testing","unittesting","verilog"],"created_at":"2025-03-18T01:48:44.891Z","updated_at":"2025-03-18T01:48:45.420Z","avatar_url":"https://gitlab.com/uploads/-/system/project/avatar/68050311/cocotb.png","language":null,"funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/gitlab.com%2Ftymonx%2Fpytest-cocotb","html_url":"https://awesome.ecosyste.ms/projects/gitlab.com%2Ftymonx%2Fpytest-cocotb","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/gitlab.com%2Ftymonx%2Fpytest-cocotb/lists"}