{"id":53177,"url":"https://hackr.io/tutorials/learn-verilog","last_synced_at":"2025-08-16T19:32:23.892Z","repository":null,"keywords":[],"created_at":"2024-01-05T21:39:16.290Z","updated_at":"2024-01-06T05:54:20.607Z","avatar_url":null,"language":null,"funding_links":[],"categories":["Verilog/SystemVerilog Learning Resources","Resources"],"sub_categories":["Interfaces","Mesh networks"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/hackr.io%2Ftutorials%2Flearn-verilog","html_url":"https://awesome.ecosyste.ms/projects/hackr.io%2Ftutorials%2Flearn-verilog","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/hackr.io%2Ftutorials%2Flearn-verilog/lists"}