https://github.com/bespoke-silicon-group/basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog
https://github.com/bespoke-silicon-group/basejump_stl

Last synced: 3 months ago
JSON representation

BaseJump STL: A Standard Template Library for SystemVerilog

• Host: GitHub
• URL: https://github.com/bespoke-silicon-group/basejump_stl
• Owner: bespoke-silicon-group
• License: other
• Created: 2019-04-04T15:52:33.000Z (about 5 years ago)
• Default Branch: master
• Last Pushed: 2024-03-11T21:40:03.000Z (4 months ago)
• Last Synced: 2024-03-11T22:43:01.011Z (4 months ago)
• Language: SystemVerilog
• Homepage: http://bjump.org/
• Size: 8.03 MB
• Stars: 434
• Watchers: 30
• Forks: 91
• Open Issues: 163
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Lists

• awesome-opensource-hardware - basejump_stl
• awesome-opensource-hardware-repos - basejump_stl
• my-awesome-stars - bespoke-silicon-group/basejump_stl - BaseJump STL: A Standard Template Library for SystemVerilog (Verilog)

README

        
# BaseJump Standard Template Library (STL) Repository

This library is a comprehensive hardware library for SystemVerilog that seeks to

contain all of the commonly used HW primitives. 

See this paper [docs/BaseJump_STL_DAC_2018_Camera_Ready.pdf](https://github.com/bespoke-silicon-group/basejump_stl/blob/master/docs/BaseJump_STL_DAC_2018_Camera_Ready.pdf)

which describes the design and usage.

Please also see the [BSG SystemVerilog Style Guide](https://docs.google.com/document/d/1xA5XUzBtz_D6aSyIBQUwFk_kSUdckrfxa2uzGjMgmCU/edit#) which describes many of the conventions used in this library, including the variants of the valid/ready handshaking protocols.

Note: bsg_misc/bsg_defines.sv contains many macros used by BaseJump STL. Make sure it is in your include path.

## Contents

* bsg_misc

 Lots of digital building blocks, like counters, reset timers, gray to binary coders, etc.

 

* bsg_mem

Portable SRAM and RF interfaces.

* bsg_dataflow

For standalone modules involved in data plumbing. E.g. two-element fifos, fifo-to-fifo transfer engines,

sbox units, compare_and_swap, and array pack/unpack.

* bsg_async

This is for asynchronous building blocks, like the bsg_async_fifo, synchronizers, and credit counters.

Note: for tapeouts, you will need to pay attention to the physical design and timing constraints for these components.

* bsg_noc

Network on chip implementations

* bsg_cache

Reusable Cache implementation

* bsg_link

High speed off-chip communication link (over LVCMOS I/Os, can hit 1.2 Gbps per pin to FPGA).

Unidirectional off-chip high-speed source synchronous communication interface. (also used as FPGA bridge).

* bsg_clk_gen

Open source portable clock generator (all-standard cell)

* bsg_dmc

LPDDR1 Dram Controller and PHY.

Requires advanced knowledge to tapeout.

 

* bsg_test

Data, clock, and reset generator for test benches.

* testing

Mirrors the other directories, with tests.

* hard

Mirrors other directories, contains replacement files for specific process technologies.

## Contact

Email: [email protected]