Ecosyste.ms: Awesome

An open API service indexing awesome lists of open source software.

https://github.com/sudhamshu091/32-Verilog-Mini-Projects

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM
https://github.com/sudhamshu091/32-Verilog-Mini-Projects

miniproject verilog verilog-hdl verilog-project

Last synced: 3 months ago
JSON representation

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM

Lists

README

        

# 32 Verilog Mini Projects
Implementing 32 Verilog Mini Projects.

[I2C and SPI Protocols](I2C%20and%20SPI%20Protocols)

[I2C Protocol](I2C%20and%20SPI%20Protocols/I2C)
![](I2C%20and%20SPI%20Protocols/I2C/I2C.jpg)
[SPI Protocol](I2C%20and%20SPI%20Protocols/SPI)

[SPI_Master](I2C%20and%20SPI%20Protocols/SPI/Master.jpg)
![](I2C%20and%20SPI%20Protocols/SPI/Master.jpg)
[SPI_Loopback](I2C%20and%20SPI%20Protocols/SPI/Loopback.jpg)
![](I2C%20and%20SPI%20Protocols/SPI/Loopback.jpg)
[IEEE 754 Division](Floating%20Point%20IEEE%20754%20Division/division.v)
![](Floating%20Point%20IEEE%20754%20Division/IEEE_754_Division.jpg)
[IEEE 754 Addition Subtraction](Floating%20Point%20IEEE%20754%20Addition%20Subtraction/Addition_Subtraction.v)
![](Floating%20Point%20IEEE%20754%20Addition%20Subtraction/IEEE_754_Addition_Substraction.jpg)
[IEEE 754 Multiplication](Floating%20Point%20IEEE%20754%20Multiplication)
![](Floating%20Point%20IEEE%20754%20Multiplication/IEEE_754_Multiplication.jpg)
CRC Coding
[CRC_16_parallel](CRC%20Coding/CRC_16_parallel)
![](CRC%20Coding/CRC_16_parallel/CRC_16_parallel.jpg)
[CRC_16_serial](CRC%20Coding/CRC_16_serial)
![](CRC%20Coding/CRC_16_serial/CRC_16_serial.jpg)
[CRC_32_parallel](CRC%20Coding/CRC_32_parallel)
![](CRC%20Coding/CRC_32_parallel/CRC_32_parallel.jpg)
[CRC_32_serial](CRC%20Coding/CRC_32_serial)
![](CRC%20Coding/CRC_32_serial/CRC_32_serial.jpg)
[BCD Adder](/bcd_adder)
![](bcd_adder/bcd_adder.jpg)
[Dual Address ROM](/dual_address_rom)
![](dual_address_rom/dual_address_rom.jpg)
[Dual Address RAM](/dual_address_ram)
![](dual_address_ram/dual_address_ram1.jpg)
![](dual_address_ram/dual_address_ram2.jpg)
![](dual_address_ram/dual_address_ram3.jpg)
[Restoring and Non Restoring Division](/Restoring%20and%20Non%20Restoring%20Division)
![](Restoring%20and%20Non%20Restoring%20Division/Non%20Restoring%20Division%20Radix%202.jpg)
![](Restoring%20and%20Non%20Restoring%20Division/Restoring%20Division%20Radix%202.jpg)
![](Restoring%20and%20Non%20Restoring%20Division/Restoring%20Division%20Radix%204.jpg)
[Universal Shift Register](/Universal_Shift_Register)
![](Universal_Shift_Register/Universal_shift_reg.jpg)
[Barrel Shifter 8bit](/Barrel%20Shifter)
![](Barrel%20Shifter/barrel_shifter_8bit.jpg)
[Booth Multiplier](/Booth%20Multiplication)
![](Booth%20Multiplication/booth_multiplication.jpg)
[32 Bit Adder](32%20bit%20adder)
![](32%20bit%20adder/32%20bit%20adder.jpg)
[Mealy State Machine for sequence detection](Mealy%20and%20Moore%20State%20Machine%20Implementation%20of%20Sequence%20Detector)
![](Mealy%20and%20Moore%20State%20Machine%20Implementation%20of%20Sequence%20Detector/mealy.jpg)
[Moore State Machine for sequence detection](Mealy%20and%20Moore%20State%20Machine%20Implementation%20of%20Sequence%20Detector)
![](Mealy%20and%20Moore%20State%20Machine%20Implementation%20of%20Sequence%20Detector/moore.jpg)
[Array Multiplier](Array%20Multiplier)
![](Array%20Multiplier/array_multiplier.jpg)
[Carry Skip Adder](Carry%20Skip%20and%20Carry%20Save%20Adder)
![](Carry%20Skip%20and%20Carry%20Save%20Adder/carry_skip_adder.jpg)
[Carry Select Adder](Carry%20Select%20and%20Carry%20Look%20Ahead%20Adder)
![](Carry%20Select%20and%20Carry%20Look%20Ahead%20Adder/carry_select_adder.jpg)
[Carry Look Ahead Adder](Carry%20Select%20and%20Carry%20Look%20Ahead%20Adder)
![](Carry%20Select%20and%20Carry%20Look%20Ahead%20Adder/carry_look_ahead_adder.jpg)
[Carry Save Adder](Carry%20Skip%20and%20Carry%20Save%20Adder)
![](Carry%20Skip%20and%20Carry%20Save%20Adder/carry_save_adder.jpg)
[Complex Multiplier](Complex%20Multiplier)
![](Complex%20Multiplier/complex_multiplication.jpg)
[Logarithm Implementation](Logarithm%20Implementation)
![](Logarithm%20Implementation/log.jpg)
[Traffic_Light_Controller](Traffic%20Light%20Controller)
![](Traffic%20Light%20Controller/traffic_light.jpg)
[Shift and Add Binary Multiplier](Shift%20and%20Add%20Binary%20Multiplier)
![](Shift%20and%20Add%20Binary%20Multiplier/shift%20and%20add%20multiplier.jpg)
[Sequential Multiplier](Sequential%20Multiplier)
![](Sequential%20Multiplier/sequential_multiplication1.jpg)
![](Sequential%20Multiplier/sequential_multiplication2.jpg)
[Fixed Point Adder](Fixed%20Point%20Adder%20and%20Subtractor)
![](Fixed%20Point%20Adder%20and%20Subtractor/fixed_point_adder1.jpg)
![](Fixed%20Point%20Adder%20and%20Subtractor/fixed_point_adder2.jpg)
[Fixed Point Subtractor](Fixed%20Point%20Adder%20and%20Subtractor)
![](Fixed%20Point%20Adder%20and%20Subtractor/fixed_point_subtractor1.jpg)
![](Fixed%20Point%20Adder%20and%20Subtractor/fixed_point_subtractor2.jpg)
[Fixed Point Multiplier](Fixed%20Point%20Multiplier%20and%20Divider)
![](Fixed%20Point%20Multiplier%20and%20Divider/fixed_point_multiplier1.jpg)
![](Fixed%20Point%20Multiplier%20and%20Divider/fixed_point_multiplier2.jpg)
[Fixed Point Divider](Fixed%20Point%20Multiplier%20and%20Divider)
![](Fixed%20Point%20Multiplier%20and%20Divider/fixed_point_divider1.jpg)
![](Fixed%20Point%20Multiplier%20and%20Divider/fixed_point_divider2.jpg)
[Fraction_Multiplier](Fraction%20Multiplier)
![](Fraction%20Multiplier/fraction_multiplication.jpg)
[FIFO](FIFO)
![](FIFO/fifo.jpg)
[LFSR and CFSR](LFSR%20and%20CFSR)

[LFSR](LFSR%20and%20CFSR/LFSR)
![](LFSR%20and%20CFSR/LFSR/lfsr.jpg)
[CFSR](LFSR%20and%20CFSR/CFSR)
![](LFSR%20and%20CFSR/CFSR/cfsr.jpg)
[Modified Booth Multiplication](Modified%20Booth%20Algorithm)
![](Modified%20Booth%20Algorithm/modified_booth.jpg)
[Pipelined Multiplier](Pipelined%20Multiplier)
![](Pipelined%20Multiplier/pipelined%20multiplier.jpg)
[High Radix Multiplication](High%20Radix%20Multiplier)
![](High%20Radix%20Multiplier/multiplier.jpg)