https://github.com/Evensgn/RISC-V-CPU

RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
https://github.com/Evensgn/RISC-V-CPU

Last synced: about 2 months ago
JSON representation

RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.

• Host: GitHub
• URL: https://github.com/Evensgn/RISC-V-CPU
• Owner: Evensgn
• Created: 2017-12-06T14:30:29.000Z (almost 7 years ago)
• Default Branch: master
• Last Pushed: 2018-01-12T03:16:41.000Z (over 6 years ago)
• Last Synced: 2024-06-20T09:31:21.522Z (3 months ago)
• Language: Verilog
• Homepage:
• Size: 5.37 MB
• Stars: 192
• Watchers: 3
• Forks: 38
• Open Issues: 1

Awesome Lists containing this project