https://github.com/Nic30/hdlConvertor

Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
https://github.com/Nic30/hdlConvertor

antrl4 fpga parser python systemverilog systemverilog-parser verilog verilog-parser vhdl vhdl-parser

Last synced: about 1 month ago
JSON representation

Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4

• Host: GitHub
• URL: https://github.com/Nic30/hdlConvertor
• Owner: Nic30
• License: mit
• Created: 2016-06-28T13:19:49.000Z (almost 9 years ago)
• Default Branch: master
• Last Pushed: 2025-03-08T14:21:38.000Z (about 1 month ago)
• Last Synced: 2025-03-08T15:25:41.305Z (about 1 month ago)
• Topics: antrl4, fpga, parser, python, systemverilog, systemverilog-parser, verilog, verilog-parser, vhdl, vhdl-parser
• Language: C++
• Homepage:
• Size: 14.4 MB
• Stars: 288
• Watchers: 21
• Forks: 70
• Open Issues: 34
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

• awesome-hdl - hdlConvertor - Fast (System) Verilog/VHDL parser written as C++ extension for Python (HDL parsers)
• awesome-opensource-hardware - hdlconvertor
• awesome-hwd-tools - Nic30/hdlConverter - Python System-Verilog/VHDL Parser (Semi Custom Design/ FPGAs)