https://github.com/SystemRDL/systemrdl-compiler

SystemRDL 2.0 language compiler front-end
https://github.com/SystemRDL/systemrdl-compiler

asic csr design-automation eda fpga hardware-description-language register-description-language register-descriptions registers systemrdl systemrdl-compiler

Last synced: 3 months ago
JSON representation

SystemRDL 2.0 language compiler front-end

• Host: GitHub
• URL: https://github.com/SystemRDL/systemrdl-compiler
• Owner: SystemRDL
• License: mit
• Created: 2018-03-11T01:58:31.000Z (over 6 years ago)
• Default Branch: main
• Last Pushed: 2024-05-09T03:55:19.000Z (6 months ago)
• Last Synced: 2024-07-15T13:53:52.117Z (4 months ago)
• Topics: asic, csr, design-automation, eda, fpga, hardware-description-language, register-description-language, register-descriptions, registers, systemrdl, systemrdl-compiler
• Language: Python
• Homepage: http://systemrdl-compiler.readthedocs.io
• Size: 2.41 MB
• Stars: 222
• Watchers: 25
• Forks: 58
• Open Issues: 11
• Metadata Files:
  • Readme: README.md
  • Contributing: CONTRIBUTING.md
  • License: LICENSE

Awesome Lists containing this project

• awesome-opensource-hardware - systemrdl

README

        
[![Documentation Status](https://readthedocs.org/projects/systemrdl-compiler/badge/?version=latest)](http://systemrdl-compiler.readthedocs.io)

[![build](https://github.com/SystemRDL/systemrdl-compiler/workflows/build/badge.svg)](https://github.com/SystemRDL/systemrdl-compiler/actions?query=workflow%3Abuild+branch%3Amain)

[![Coverage Status](https://coveralls.io/repos/github/SystemRDL/systemrdl-compiler/badge.svg?branch=main)](https://coveralls.io/github/SystemRDL/systemrdl-compiler?branch=main)

[![PyPI - Python Version](https://img.shields.io/pypi/pyversions/systemrdl-compiler.svg)](https://pypi.org/project/systemrdl-compiler)

# SystemRDL Compiler

The `systemrdl-compiler` project implements a generic compiler front-end for

Accellera's [SystemRDL 2.0](http://accellera.org/downloads/standards/systemrdl)

register description language. The goal of this project is to provide a free and

open compiler that lowers the barrier to entry to using an industry standard

register description language.

By providing an elaborated register model that is easy to traverse and query,

it should be far easier to write custom register space view generators.

![overview](docs/img/overview.svg)

## Documentation

See the [SystemRDL Compiler Documentation](http://systemrdl-compiler.readthedocs.io) for more details

## Related Projects

If you are looking for a complete SystemRDL command line tool, see the [PeakRDL project](https://peakrdl.readthedocs.io).

## License

The SystemRDL Compiler is published and distributed under the [MIT License](LICENSE).