https://github.com/WilsonChen003/HDLGen

HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve
https://github.com/WilsonChen003/HDLGen

asic automation hdl perl python rtl script soc verilog

Last synced: 18 days ago
JSON representation

HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve

• Host: GitHub
• URL: https://github.com/WilsonChen003/HDLGen
• Owner: WilsonChen003
• Created: 2022-10-30T13:51:09.000Z (about 2 years ago)
• Default Branch: master
• Last Pushed: 2023-10-31T10:55:00.000Z (about 1 year ago)
• Last Synced: 2024-07-31T22:37:30.401Z (3 months ago)
• Topics: asic, automation, hdl, perl, python, rtl, script, soc, verilog
• Language: Verilog
• Homepage:
• Size: 21.1 MB
• Stars: 81
• Watchers: 6
• Forks: 21
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • Changelog: Change_History

Awesome Lists containing this project

• awesome-hdl - HDLGen - Tool for processing of embedded Perl or Python scripts in Verilog source code. (Other Design Automation tools)