https://github.com/YosysHQ/icestorm
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
https://github.com/YosysHQ/icestorm
Last synced: 2 months ago
JSON representation
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
- Host: GitHub
- URL: https://github.com/YosysHQ/icestorm
- Owner: YosysHQ
- License: isc
- Created: 2015-07-18T11:03:32.000Z (almost 10 years ago)
- Default Branch: master
- Last Pushed: 2025-04-01T06:10:14.000Z (3 months ago)
- Last Synced: 2025-04-12T10:20:01.923Z (3 months ago)
- Language: Python
- Homepage:
- Size: 3.55 MB
- Stars: 1,046
- Watchers: 74
- Forks: 227
- Open Issues: 59
-
Metadata Files:
- Readme: README
- License: COPYING
Awesome Lists containing this project
- SSD-Guide - IceStorm
- CPLD-Guide - IceStorm
- VHDL-Guide - IceStorm
- ARM-Guide - IceStorm
- amx-guide - IceStorm
- amx-guide - IceStorm
README
Project IceStorm aims at documenting the bitstream format of Lattice iCE40
FPGAs and providing simple tools for analyzing and creating bitstream files.
See https://prjicestorm.readthedocs.io/ for more information.
Most of Project IceStorm is licensed under the ISC license:
# Permission to use, copy, modify, and/or distribute this software for any
# purpose with or without fee is hereby granted, provided that the above
# copyright notice and this permission notice appear in all copies.
#
# THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
# WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
# MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
# ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
# WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
# ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
# OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.