https://github.com/abtinz/logic-circuits-final-project

Aut Logic Circuits Finall Project Fall 1400
https://github.com/abtinz/logic-circuits-final-project

verilog

Last synced: 29 days ago
JSON representation

Aut Logic Circuits Finall Project Fall 1400

• Host: GitHub
• URL: https://github.com/abtinz/logic-circuits-final-project
• Owner: Abtinz
• Created: 2022-02-02T15:44:18.000Z (about 3 years ago)
• Default Branch: master
• Last Pushed: 2022-02-02T15:58:31.000Z (about 3 years ago)
• Last Synced: 2024-11-12T23:07:32.014Z (3 months ago)
• Topics: verilog
• Language: C
• Homepage:
• Size: 981 KB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project