https://github.com/ahirsharan/32-Bit-Floating-Point-Adder
Verilog Implementation of 32-bit Floating Point Adder
https://github.com/ahirsharan/32-Bit-Floating-Point-Adder
verilog vlsi xilinx
Last synced: about 1 year ago
JSON representation
Verilog Implementation of 32-bit Floating Point Adder
- Host: GitHub
- URL: https://github.com/ahirsharan/32-Bit-Floating-Point-Adder
- Owner: ahirsharan
- Created: 2020-01-03T01:17:18.000Z (over 6 years ago)
- Default Branch: master
- Last Pushed: 2020-05-04T16:30:21.000Z (about 6 years ago)
- Last Synced: 2024-11-10T00:32:55.708Z (over 1 year ago)
- Topics: verilog, vlsi, xilinx
- Language: Verilog
- Homepage:
- Size: 458 KB
- Stars: 33
- Watchers: 2
- Forks: 10
- Open Issues: 6
-
Metadata Files:
- Readme: README.md