https://github.com/alangarf/tm1638-verilog

A basic verilog driver for the TM1638 LED and key matrix chip
https://github.com/alangarf/tm1638-verilog

arachne-pnr ice40 icestorm tm1638 verilog yosys

Last synced: about 1 month ago
JSON representation

A basic verilog driver for the TM1638 LED and key matrix chip

• Host: GitHub
• URL: https://github.com/alangarf/tm1638-verilog
• Owner: alangarf
• License: apache-2.0
• Created: 2017-12-22T09:35:27.000Z (about 7 years ago)
• Default Branch: master
• Last Pushed: 2017-12-22T10:06:13.000Z (about 7 years ago)
• Last Synced: 2024-10-19T13:27:16.074Z (3 months ago)
• Topics: arachne-pnr, ice40, icestorm, tm1638, verilog, yosys
• Language: Verilog
• Size: 1.31 MB
• Stars: 17
• Watchers: 1
• Forks: 1
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

README

        
# tm1638-verilog

This is a basic verilog driver for the TM1638 LED driver chip.

![LED&Keys scanning LEDs](https://github.com/alangarf/tm1638-verilog/raw/master/media/scanning.gif)

The driver module itself just handles the timing and communication over the wire, the user is in full control of all registers and inputs to control the display module itself. It supports both read and write operation which means you can read back the state of the keys.

The included demo module is an example of the type of state machine you can build to just continuously scan the keypad for new key presses and equally update the display with new values.

The Makefile has been set up for yosys and arachne-pnr, along with and icarus verilog and GtkWave compatible testbench. The included demo is configured for the iCE40HX8K-B Breakoutboard and the constraints file expects the LED&KEYs board to be connected as follows:

TM1638 Pins | iCE40HX8K Pins

------------ | -------------

CLK | P1

DIO | P2

DTB | R1

Here is an example of the testbench, it is writing 0x40, 0xAA, 0x55 to the TM1638, and reading back 0xAA and 0x55 from the TM1638.

![LED&Keys scanning LEDs](https://github.com/alangarf/tm1638-verilog/raw/master/media/testbench.png)

Enjoy!