https://github.com/alyssonmach/logic-circuits

Simulations made in the UFCG logic circuit laboratory.
https://github.com/alyssonmach/logic-circuits

laboratory logic-circuit logisim quartus ufcg verilog

Last synced: about 2 months ago
JSON representation

Simulations made in the UFCG logic circuit laboratory.

• Host: GitHub
• URL: https://github.com/alyssonmach/logic-circuits
• Owner: Alyssonmach
• License: mit
• Created: 2020-09-15T18:24:16.000Z (over 4 years ago)
• Default Branch: master
• Last Pushed: 2021-01-03T21:30:55.000Z (about 4 years ago)
• Last Synced: 2024-11-06T01:15:33.911Z (3 months ago)
• Topics: laboratory, logic-circuit, logisim, quartus, ufcg, verilog
• Language: Stata
• Homepage:
• Size: 19.4 MB
• Stars: 2
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project