https://github.com/amir78729/logical-circuits-course-final-project

My Logical Circuits course Final Project - Fall98(2019) - VERILOG
https://github.com/amir78729/logical-circuits-course-final-project

logical-circuits verilog

Last synced: 25 days ago
JSON representation

My Logical Circuits course Final Project - Fall98(2019) - VERILOG

• Host: GitHub
• URL: https://github.com/amir78729/logical-circuits-course-final-project
• Owner: amir78729
• Created: 2020-01-28T23:49:15.000Z (almost 5 years ago)
• Default Branch: master
• Last Pushed: 2020-09-05T17:55:46.000Z (about 4 years ago)
• Last Synced: 2023-03-06T05:17:37.008Z (over 1 year ago)
• Topics: logical-circuits, verilog
• Language: Verilog
• Homepage:
• Size: 3.52 MB
• Stars: 2
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project