https://github.com/andresrodriguez55/asimple8-bitprocessor
Simple microprocessor in SystemVerilog.
https://github.com/andresrodriguez55/asimple8-bitprocessor
design logic-design microprocessor systemverilog vivado
Last synced: 8 months ago
JSON representation
Simple microprocessor in SystemVerilog.
- Host: GitHub
- URL: https://github.com/andresrodriguez55/asimple8-bitprocessor
- Owner: andresrodriguez55
- License: gpl-3.0
- Created: 2021-07-12T22:09:06.000Z (about 4 years ago)
- Default Branch: main
- Last Pushed: 2021-07-12T22:14:40.000Z (about 4 years ago)
- Last Synced: 2025-01-07T21:15:25.067Z (9 months ago)
- Topics: design, logic-design, microprocessor, systemverilog, vivado
- Language: C
- Homepage:
- Size: 2.11 MB
- Stars: 3
- Watchers: 1
- Forks: 0
- Open Issues: 0