https://github.com/aqrit/sse2zig

SSE intrinsics for ziglang
https://github.com/aqrit/sse2zig

Last synced: about 2 months ago
JSON representation

SSE intrinsics for ziglang

• Host: GitHub
• URL: https://github.com/aqrit/sse2zig
• Owner: aqrit
• License: mit
• Created: 2023-11-12T19:47:14.000Z (11 months ago)
• Default Branch: main
• Last Pushed: 2024-02-11T17:24:05.000Z (7 months ago)
• Last Synced: 2024-06-12T08:55:02.976Z (3 months ago)
• Language: Zig
• Size: 1.05 MB
• Stars: 11
• Watchers: 1
• Forks: 1
• Open Issues: 1
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

README

        
# sse2zig

x86 [SSE intrinsics](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#ig_expand=6889,6889,6976,4635,4635&techs=SSE_ALL) mapped to [Zig](https://ziglang.org/) vector extensions.

Currently, most integer intrinsics are implemented (but not tested) up through AVX2.    

Most floating-point intrinsics from SSE4.1 and below are implemented (but not tested).    

SSE4.2 string instructions are not yet implemented.

There are no plans to implement the following:

* Floating-point MXCSR: get exceptions, set rounding mode, etc.

* Non-temporal memory ops: `_mm_maskmoveu_si128`, `_mm_stream_load_si128`, `_mm_clflush`, etc.

* MMX: any intrinsics referencing the `__m64` data type.

* Over-aligned allocator: `_mm_malloc`/`_mm_free`.

Optional assembly statements are provided for many intrinsics. They are enabled by default.

Use of assembly statements can be controlled in the root source file:    

```pub const sse2zig_useAsm = false;```

Warning:

* Big-endian architectures won't work.  

* Using `SSE4.1` intrinsics in a build targeting `SSE2` will result in slow emulation code.