https://github.com/blue-hope/sam_cpu

SAM CPU modeling with Verilog
https://github.com/blue-hope/sam_cpu

Last synced: 25 days ago
JSON representation

SAM CPU modeling with Verilog

• Host: GitHub
• URL: https://github.com/blue-hope/sam_cpu
• Owner: blue-hope
• Created: 2019-12-15T13:24:28.000Z (almost 5 years ago)
• Default Branch: master
• Last Pushed: 2019-12-16T12:28:26.000Z (almost 5 years ago)
• Last Synced: 2023-03-08T02:34:24.720Z (over 1 year ago)
• Language: Verilog
• Homepage:
• Size: 6.84 KB
• Stars: 0
• Watchers: 2
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project